# Interfacing a speed control processor to the IBM PC

by

Ting-Woen Woen

A Thesis Submitted to the

Graduate Faculty in Partial Fulfillment of the

Requirements for the Degree of

MASTER OF SCIENCE

Department: Electrical Engineering and Computer Engineering Major: Computer Engineering

Signatures have been redacted for privacy

.

lowa State university Ames, Iowa

# TABLE OF CONTENTS

I. INTRODUCTION	•	••	•••	•	•	•	•	•	•	•	1
<pre>II. OVERVIEW OF THE IBM PC SYSTEM A. System Board B. 8088 Registers C. Addressing Scheme D. System Bus Bus cycle E. ROM Software and Interrupt V F. The 8253 Timer Clock</pre>	Vec <sup>.</sup>	tors	• • • • • • • • • •	• • • • •	• • • •	• • • • •	• • • •	• • • •	• • • •	• • • • • • • •	3 7 7 15 18 22
III. MC14460 SPEED PROCESSOR	•	••	• •	•	٠	•	•	•	•	•	25
<pre>IV. THE IMPLEMENTATION</pre>	tem che:	Bus s . ts uits rcui				· · · · · · · · · · · · · · · · · · ·	• • • • • • • • • • • • •	• • • • • • • • • • • • •	· · · · · · · · · · · · · · · · · · ·	• • • • • • • • • • • • •	31 3335 355367800434334444444444444444444444444444444
<ul> <li>V. RESULT AND APPLICATION</li> <li>A. Automotive Cruise Control .</li> <li>B. Electric Motor Speed Contro</li> </ul>	1	•••	•	• •	• • •	• •	•	• •	•	•	46 47 50
VI. CONCLUSION	•	••	•	• •	•	•	•	•	•	•	53
VII. BIBLIOGRAPHY	•	•••	•	•••	•	•	•	•	•	•	54
IX. ACKNOWLEDGEMENT	•	••	•	•••	•	•	•	•	•	•	55
X. APPENDIX: THE PROGRAM LISTING	•	• •	•	•••	•	•	•	•	•	•	56

PAGE

LIST OF TABLES

						PAC	ΞE
TABLE	1.	Hardware interrupts in the PC	•	•	•	•	6
TABLE	2.	l-megabyte memory addresses	•	•	•	. ]	LO
TABLE	3.	I/O port addresses	•	•	•	. ]	11
TABLE	4.	The truth table of the MCl4460 outputs	•	•	•		26

.

.

	PAGE
FIGURE 1.	System board block diagram 4
FIGURE 2.	8088 registers 8
FIGURE 3.	The 62-pin I/O channel bus
FIGURE 4.	Memory read bus cycle
FIGURE 5.	Memory write bus cycle
FIGURE 6.	I/O port read bus cycle
FIGURE 7.	I/O port write bus cycle
FIGURE 8.	Extending the timer interrupt
FIGURE 9.	The MC14460 speed control processor 26
FIGURE 10.	System timing of MC14460
FIGURE 11.	The oscillator of the MC14460
FIGURE 12.	The MC14460
FIGURE 13.	The speed control system block diagram 32
FIGURE 14.	Latches and address decoder
FIGURE 15.	The feedback circuits and the PPI 36
FIGURE 16.	The 8255 PPI chip block diagram
FIGURE 17.	Speed control processor circuits 41
FIGURE 18.	The PPI control register 42
FIGURE 19.	Output timing diagram 47
FIGURE 20.	The output decoder
FIGURE 21.	The speed control system in application 48

PAGE

.

•

### I. INTRODUCTION

Within recent years, there has been a rapid growth in the microcomputer industry. Microcomputers have become smaller in size, less expensive, easier to use and some even more powerful than earlier mainframe computers. From the many microcomputers available today, the IBM PC and its compatibles (referred simply as PC for the rest of this paper) are the most popular and widely used. The reasons for this are:

- IBM does not make most of the software and hardware used in the PC. IBM selects a set of programs and hardware components from the microcomputer industry. For example:
  - IBM uses a disk operating system, MS-DOS, made by Microsoft, a leading microcomputer software company.
  - IBM uses a well known microprocessor made by Intel, the Intel 8088.
- IBM publishes a complete technical reference manual.

All of these have encouraged companies to build PC compatible computers, develop application software, and additional hardware components for the PC. A PC compatible computer can now be purchased for less than \$500.

As a result, there have been more applications using the PC than ever before. These applications involve not only software (spreadsheets, word processors, games) but also hardware (communications, device controllers).

Unfortunately, interfacing the PC to devices to provide real time control has been a challenge for engineers. This application will be the focus of this work. In particular, we will implement the interfacing of a PC to a speed control processor to control the speed of motors. We have chosen the MC14460 speed control processor as the processor chip which is used to help the PC in controlling speed. We will implement the hardware using a prototype card which can be plugged into one of the I/O channels in the system board inside the PC cabinet.

The advantage of using a PC to control the speed is that it provides more accurate, reliable, and automatic control than a conventional circuit. In a conventional circuit, hundreds of electronic components are typically needed. In our design, we only need one speed control processor and some interface circuitry.

#### II. OVERVIEW OF THE IBM PC SYSTEM

Before we describe our design, we will give an overview of some important parts of the PC that are related to our design. We will start by looking at the system board inside the PC.


### A. System Board

When we open the PC cabinet, we will find a system board, several add-on boards, one or more disk-drives, a power supply, and a fan.

Figure 1 shows the block diagram of the system board. In this board, there are five I/O channels (eight on the PC-XT system) in which expansion boards can be inserted. The I/O channels, which have 62 pins, are also called the system bus.

On the system board, up to 256K bytes of RAM and 40K bytes of ROM can be installed. The ROM contains programs for basic interfacing to the keyboard, screen, disk, cassette, timer, serial communication, parallel printer, etc.

The most important chip on the system board is the 8088 microprocessor. The 8088 has eight 16-bit arithmetic registers. Beside the 8088, there are four other important chips: the 8253 counter/timer chip, the 8237 DMA chip, the



۰.

8255 PPI chip, and the 8259 interrupt controller chip. We will discuss them briefly here. In the latter part of this chapter, we will discuss the 8253 counter/timer chip in detailed because we will utilize this chip in our speed control system.

First, we discuss the 8253 counter/timer chip. This chip allows the PC to maintain the time of the day and the date if the power is left on, to keep track of refreshing the RAM memory at a specific time interval, and to create sound through the use of the speaker. Then, we discuss the 8237 direct memory access (DMA) chip. This chip will allow slower devices like disk-drives controller to transfer data directly to and from the main memory without involving the CPU. This chip together with the 8253 are also used to refresh the RAM memory.

Next, we discuss the 8255 parallel I/O chip. This chip is also called the PPI (Programmable Peripheral interface) chip. This chip is used by the PC to read the two system board DIP switches. From these two DIP switches, the PC determines the amount of memory in the PC, the number of disk-drives, and the type of the screen used. The 8255 is also used to read the data coming from the keyboard. The last chip is the 8259 eight-channel interrupt controller chip. This chip is used to handle the hardware interrupts.

The hardware interrupts are signals sent to the CPU by the hardware to request an attention from the CPU. The 8259 will determine the level of each interrupt and send interrupt to the CPU according to the level of priority. There are eight levels of priority. Table 1 shows the interrupt assignments in the PC.

TABLE 1. Hardware interrupts in the PC

IRQ	Used by
0	timer
1	keyboard
2	I/O channel
3	COM1
4	COM2
5	fixed disk
6	diskette controller
7	LPT1

There is an empty socket reserved for the 8087 floating-point arithmetic coprocessor. With this chip installed, the PC's power in calculating is increased in the neighborhood of ten to fifty times faster.

#### B. 8088 Registers

To program the 8088, we need to know its registers. Figure 2 shows the 8088 registers. These registers are grouped into four groups: data registers, segment registers, pointer and index registers, and flag register. Data registers consist of AX, BX, CX, and DX. Each register is sixteen-bit long but we can use it as an eight-bit long register by specifying 'H' (high) or 'L' (low); for example, AH, AL, etc. These registers are used to temporarily store the intermediate results and operands of arithmetic and logical operations. The four segment registers hold the segment part of addresses (discuss shortly). The pointer and index registers are used to hold the offset part of the addresses. Finally, the flag register consists of nine onebit flags that record the status of the 8088 operations.

# C. Addressing Scheme

The PC can address up to one mega bytes of addresses. Twenty-bit registers are required to hold these addresses but the 8088 registers only have sixteen bits. To overcome this problem, the 8088 uses segmented address scheme. The 8088 divides the memory space into segments; each segment contains 64K bytes. Each segment begins at a location that is evenly divisible by 16 bytes. This segment is called the




FIGURE 2. 8088 registers

segment part of an address. To access individual byte, the 8088 uses additional address called the offset address, which points to the specific byte within the 64K segmented memory. The address is created by combining the sixteen-bit segment address and the sixteen-bit relative offset address. To do this, the segment address is shifted four bits to the left and added to the offset address. Now the address is 20 bits long. The segment registers in the 8088 registers set are used to hold the segment addresses; the pointer and the index registers are used to hold the offset addresses. Note that since the segment register is shifted 4 bits to the left, it can only point to actual memory spaces that are multiple of 16. A specific address will be written as xxxx:yyyy (in hexadecimal); where x is the segment address and y is the offset address. The actual address is xxxx0+yyyy.

The PC uses separate addresses for the memory and I/O ports. The PC uses only 10 bits to address the I/O ports: A0 through A9 are used and A10 through A19 are ignored. Therefore, there are only 64K spaces available for the I/O ports.

Now we will show how the PC allocates its 1-mega memory addresses and its 64K I/O port addresses. Table 2 shows the 1-mega memory addresses assigned by the PC. Table 3 shows the I/O port addresses assigned by the PC. For our design, we will use a prototype card; therefore, we will use location 300-31F of I/O port addresses.

# D. System Bus

For interfacing application, the connection to the PC is through the system bus. The system bus has 62 signal lines which consist of 20 address lines, 8 data lines, 27 control lines, 7 power supplies and ground. There are 5 62-pin I/O channel slots on the system board (7 in the PC-

TABLE 2. 1-megabyte memory addresses

Address	Function
0-3FF	Interrupt vector table
400-47F	BIOS data area
480-5FF	BASIC and special system function RAM
600-9FFFF	Program memory
A0000-AFFFF	EGA graphics mode video RAM
B0000-B7FFF	Monochrome video RAM
B8000-BFFFF	Color/graphics video RAM
C0000-CFFFF	I/O ROM BIOS'S, EMS window
D0000-DFFFF	I/O ROM BIOS'S, EMS window
E0000-F3FFF	Unused on PC
F4000-F5FFF	PC spare ROM socket
F6000-FDFFF	ROM BASIC
FE000-FFFFF	ROM BIOS

XT) that are available for attaching interfacing cards. Figure 3 shows the 62-pin of the I/O channel bus. Now we discuss the 62 signals that are important for our design.

1. A0 through A19

These are the address lines. These signals are the output lines from the CPU or the DMA controller to address the memory or the I/O ports. A0 is the least significant bit and A19 is the most significant bit. One mega bytes of memory location can be addressed by these 20 lines. For the I/O ports addressing, only 10 address lines are used.

TABLE 3. I/O port ad	dresses
----------------------	---------

Address	Function
<u>.</u>	System Board
0-1F 20-3F 40-5F 60-7F 80-9F 0A0-0BF 0C0-0DF 0E0-0FF 100-1FF	8237 DMA controller 8259 interrupt controller 8253 counter/timer 8255 PPI DMA 64K page register NMI reset Unused on PC 8087 math coprocessor interface Unused on PC
	I/O Channel
1F0-1F8 200-20F 210-217 220-24F 250-277 278-27F 280-2EF 2F0-2F7 2F8-2FF 300-31F 320-32F 378-37F 380-38C 3A0-3AF 3B0-3BF 3D0-3DF 3F0-3F7	Unused on PC Game I/O adapter Expansion unit Reserved Not used LPT2 Not used Reserved COM2 Prototype card XT hard disk LPT1 SDLC Primary binary synchronous Monochrome display and LPT1 Color/graphics display adaptor Floppy disk drive controller

GND		
RESET		D7
+5 V		D6
I RQ2		D5
-5V		D4
DRQ2		D3
-12 V		D2
Reserved		D1
+12 V		D0
GND		I/O CH RDY
-MEMW		AEN
-MEMR		A19
-IOW		A18
-IOR		A17
-DACK3		A16
DRQ3		A15
-DACK1		A14
DRQ1		A13
-DACK0		A12
CLOCK		A11
IRQ7		A10
IRQ6		A9
IRQ5		A8
IRQ4		A7
IRQ3		A6
-DACK2		A5
т/С		A4
ALE	1	A3
+5 V		A2
OSC		A1
GND		A0
L		

.

12

-1

2. D0 through D7

These are eight data lines used to carry data from and to the CPU, the memory, and the I/O ports. The data should be placed in Dl through D7 right before IOW, MEMW, IOR, or MEMR line is activated.

3. IOW, MEMW, IOR, MEMR

These signals are low-level active output-only signals from the CPU. IOW indicates that the CPU wants to write data into the I/O ports. MEMW indicates that the CPU wants to write data into the memory. IOR indicates that the CPU wants to read data from the I/O ports. MEMR indicates that the CPU wants to read data from the memory.

4. IRQ2 through IRQ7

These are interrupt requests 2 through 7 lines. These lines are used to request the hardware interrupts to the CPU. These signals go to the 8259 interrupt controller. If the interrupt is not masked, a signal will be generated to interrupt the CPU.

5. ALE

ALE is address latch enable line. This is an output line from the bus controller and is used

to indicate that the address lines are valid addresses.

6. AEN

This is a signal issued by the DMA controller indicating a DMA bus cycle. This signal is used to disable the CPU address, data, and control buses from the system bus.

- 7. DRQ1 through DRQ3 and DACK0 through DACK3 DRQ1-DRQ3 are direct-memory access request 1 through 3 lines and are used to request the DMA bus cycle. DACK0-DACK3 are direct-memory access acknowledge 0 through 3 lines. These signals issued by the 8237 DMA controller to indicate that a DRQ has been granted.
- 8. TC (terminal count) This is an output signal from the DMA controller used to indicate that the DMA has reached the preprogrammed number of transfer cycles.
- 9. I/O Ch Ck (I/O channel check) This signal is used by interface cards to indicate error conditions.
- 10. I/O Ch Rdy (I/O channel ready) This is a ready line used to extend the length of the bus cycles so that the memory or the I/O

ports that are not fast enough to respond to the CPU bus cycle can still be attached to the system bus.

11. OSC (Oscillator) and CLK (Clock)

The OSC has a frequency of 14.31818 MHz. It has the highest frequency on the system bus and it is used to derive other timing signal. CLK is derived from OSC signal. This is the system clock and has a frequency of 4.77 MHz. The period is 210 ns with 70 ns high and 140 ns low time.

12. RESET DRV (reset driver)

During system power-on, this signal is held high until all levels have reached their operating range; then, this signal goes low.

13. Power supplies and ground The power supplies are +5 VDC, -5 VDC, +12 VDC, -12 VDC, and GND (ground).

# Bus cycle

The communication between the CPU and the memory or the I/O devices is done in a bus cycle. There are five different bus cycles:

Memory read bus cycle:

In this bus cycle, instructions and data are fetched from the memory to the CPU. This bus cycle consists of a minimum of 4 processor clocks or approximately 840 nanoseconds. This cycle can be extended by memory device by using the ready line. The memory-read bus cycle is shown in Figure 4.

Memory write bus cycle:

In this bus cycle, data are written into the memory from the CPU. The cycle length is the same as the memory read bus cycle. This bus cycle is shown in Figure 5.

- I/O port read bus cycle: This cycle is initiated when the CPU executes "IN" instruction. Data are fetched from the I/O port to the CPU. It has a minimum of 5 clocks, or approximately 1.05 ms in length. The ready bus signal can be activated by the I/O port to slow down the bus cycle. This bus cycle is shown in Figure 6.
- I/O port write cycle:

This bus cycle writes data from the CPU to the I/O port. It is used when the instruction "out" is executed. The bus cycle length is the same as the I/O port read bus cycle. This bus cycle is shown in Figure 7. • DMA-driven bus cycles:

DMA driven bus cycles are not driven by the CPU but they are driven and controlled by the DMA controller.


There are two DMA-driven bus cycles:

• DMA write I/O:

This cycle reads data from an interface adaptor and writes them to a memory location.

• DMA read I/O:

This cycle reads data from a memory location and writes them to an interface adaptor.



# FIGURE 4. Memory read bus cycle




FIGURE 5. Memory write bus cycle

# E. ROM Software and Interrupt Vectors

To make the computer runs, the software is needed. Some of this software is permanently built into the computer. This is called the ROM (Read Only Memory) software.

There are 4 parts of ROM in the PC:

- The start-up program is used to get the computer started.
- The ROM-BIOS (Basic Input/Output System) is used to provide services needed for continuing




FIGURE 6. I/O port read bus cycle

operation of the computer such as the display screen, keyboard, and disk-drives. We can access these services by using the interrupts. The ROM-BIOS is also used to handle the hardware interrupts.

- The ROM-BASIC is used for BASIC programming language.
- 4. The ROM-Extensions are added when optional equipments are installed to the PC.

In the start-up program, several tasks are performed:

• The Power On Self Reset (POST):




FIGURE 7. I/O port write bus cycle

This is a reliable test to make sure that the computer is ready.

• The Initialization Process:

- This routine will initialize the chips and standard equipments in the PC, fill the default values to the interrupt vectors, and check to see what optional equipments have been installed in the PC.
- The Boot-Strap Loader: This routine will load the operating system from the disk and pass the control to this operating system.

The PC uses interrupts intensively to control the operation of the computer. These interrupts can be generated by hardware and software. Each of the ROM-BIOS service routines is assigned an interrupt number that can be called to get its service. When an interrupt occurs, the control of the CPU is passed to the interrupt service routine. The address of this routine can be found in the interrupt vector table. The first 400H bytes of memory are reserved for the interrupt vector table. In writing a program, we can generate a software interrupt by executing the instruction INT nn, where nn is the interrupt number. This interrupt number is used to find an entry in the interrupt vector table. This entry is in the absolute address 0:nn\*4. The content of this entry will be the address of the interrupt service routine. We will show how to change the entry of this table to point to our service routine in Chapter IV.

One of the interrupt, interrupt 21, will invoke the DOS functions. There are 98 different functions provided by the DOS. Some of these functions are used to read the input from the keyboard, write data to the screen, change or read interrupt vector table entries, and manage the files. We will discuss some of these functions as we use them in implementing our design.

#### F. The 8253 Timer Clock

Before we conclude discussing about the PC, we will talk about one chip that will be used in our design, the 8253 timer chip. The PC uses the 8253 timer chip to count the system clock. The outputs of 8253 are used to count the time of the day, or to produce the sound, or to refresh the RAM.

There are three programmable channels in the 8253 chip. Channel 0 is used by BIOS timer routine to keep the time of the day. This BIOS routine keeps a time-of-day count. In every 18.2 times per second, the output of channel 0 causes a hardware interrupt (INT 8) to this BIOS routine to increment the time-of-day count. This time-of-day count is reset to 0 at midnight. The actual time can be calculated by dividing this count with 18.2 for every second.

When this BIOS routine is executed, another interrupt (INT 1CH) is called. Initially, INT 1CH service routine is empty (only has an interrupt return instruction). We can supply a special routine to replace INT 1CH. As a result, this new routine will be executed 18.2 times per second. Figure 8 shows the timer interrupt and the INT 1CH.

Channel 1 is used to refresh the RAM. The output of this channel will cause the DMA chip to refresh the RAM.




FIGURE 8. Extending the timer interrupt

Channel 2 is connected to the speaker in the system board. This channel's output is a square wave which frequency can be changed by programming the counter of channel 2. In addition, the PPI chip in the system board is used to enable this channel's output to the speaker.

#### III. MC14460 SPEED PROCESSOR

In this chapter, we will discuss about the MCl4460 automotive speed control processor. The MCl4460 is a processor dedicated to control speed. It has an internal register to store a reference speed. The MCl4460 will measure an input speed and provide pulse-width modulated outputs to increase or decrease the speed to maintain an internally stored reference speed.

The internally stored reference speed can be altered by Decel (deceleration) and Accel (acceleration) commands. The Accel command will increase the speed; the Decel command will decrease the speed. This processor also has two other input commands: brake and resume. The brake command will turn off the outputs and the resume command will increase or decrease the speed to the last stored reference speed.

The output commands are derived from two output lines: VAC and VENT. The truth table of VAC and VENT is shown in Table 4.

Figure 9 shows the block diagram of the MCl4460. There are two separate oscillators: the master oscillator for the system time reference and the pulse oscillator for the output pulse width. Figures 10 and 11 show the system timing and oscillators of the MCl4460.

TABLE 4. The truth table of the MC14460 outputs

 VAC	VENT	FUNCTION
0	0	Decrease speed
0	1	Hold speed
1	0	Invalid output
1	1	Increase speed





FIGURE 9. The MC14460 speed control processor



tcyc	=	system cycle time	=	1U24/IM
tsmpl	=	speed sample time	= ]	L008/fM
tproc	=	speed processing time	=]	L6/fM
tout	=	output delay time	= 9	∂∕fM
Pwl	=	initialization output pulse width	=	l/fP
Pwt	=	trim output pulse width	=	l/fP
fM	=	main oscillator frequency	=	1/2.43RC
fP	=	pulse oscillator frequency	=	1/2.43RC



.




FIGURE 11. The oscillator of the MC14460




FIGURE 12. The MC14460

Figure 12 shows the pin assignment of the MC14460. The operations of these pins are described as follows:

- Pulse oscillator (Pol, Po2, Po3; Pins 1,2,3): This oscillator sets the relative pulse width of the VAC and VENT outputs. These pins are the outputs of the output pulse oscillator which is a three-terminal RC type.
- 2. Speed (Spd; Pin 4):

This is the speed input to be stored and controlled. This input frequency should not exceed 1/3 of the master oscillator frequency (fM).

3. Master oscillator (MO1, Mo2, Mo3; Pins 5,6,7):

Like the pulse oscillator, these pins determine the master system timing. The master oscillator is also a three-terminal RC type.

 Power-on Reset (POR; Pin 9): When this pin is held low, the internal system is cleared and the outputs are disabled. Internally, a pull up device will source 15-200 μA of current from this pin to allow capacitor charging for automatic power-on reset.

5. Decel (Dec; pin 10):

This is an input line to decrease the speed. When the Decel is activated, the VAC and VENT outputs will be low. When the Decel is inactivated, the current speed is stored in the reference speed register.

6. Accel (Acc; Pin 11):

This is an input line for the acceleration command. When the Accel is activated, the VAC and VENT outputs will be modulated to maintain a fixed rate of acceleration. When the Accel is inactivated, the last sample input input will be stored in the reference speed register.

7. Resume (Res; Pin 12);

This is an input line for the resume command. When the resume is activated, the VAC and VENT outputs will be modulated to maintain a fixed rate acceleration which end when the input speed matches the stored reference speed.

8. Brake (Brk; Pin 13):

This is an input line for the brake command. When the brake is activated, the system is disabled until the Decel, the Accel, or the Resume command is received.

9. VENT and VAC (pins 14.15):

These are the outputs used to control the speed. The truth table is shown in Table 4.

#### IV. THE IMPLEMENTATION

In this chapter, we will discuss the implementation of a speed control system. We will begin the discussion by looking at the block diagram, Figure 13, which consists of four parts:

1. The PC system board and system bus.

2. The address decoders and latches.

3. The PPI and feedback circuits.

4. The speed control processor circuits. The circuits are implemented on a prototype card and tested in one of the I/O channel buses.

A. The PC System Board and System Bus

We have discussed this topic in Chapter II.

B. The Address Decoder and Latches

To interface the system bus to the rest of our design, some address decoders and latches/buffers are essential. These circuits separate the interface circuits from the system board and drive the interface circuits. By using the latches, the system bus does not have to source as much current as driving the interface circuits directly.






Figure 14 shows the circuit design for this purpose. There are three parts:

- The latches.
- The address decoders.
- The additional logic circuits.

#### 1. The latches

We use three chips: one 74LS245 and two 74LS244 (ICl, IC2, and IC3). ICl (the 74LS245) is an octal bidirectional tristate buffer with Schmitt-trigger inputs. This chip is used to buffer and drive the eight bidirectional data lines (D0-D7). This chip drives the data in two ways: to the interface circuits or to the CPU. Pin 1 of this chip is the direction line which controls the direction of the data. When this pin is high, the data flow from the system bus to the interface circuits. When this pin is low, the data flow from the interface circuits to the system bus. This line is controlled by IOR (I/O read) line.

IC2 and IC3 are both 74LS244 which are octal tristate buffers with Schmitt-trigger inputs. These two chips are used to latch address and control lines (IOR, IOW, MEMR, MEMW, Reset, ALE, and AEN). These lines are one direction lines, from the system bus to the interface circuits.




FIGURE 14. Latches and address decoder

### 2. The address decoders

Two chips (IC5 and IC6) are used for this purpose. IC5 (the 74LS138) is a 3-to-8-line decoder. Three of the address lines, A2 through A4, are decoded to select eight group-of-four addresses. For our system, we will use the first group which will address xxxxx00000 through xxxxx00011 in binary. IC6 (the 74LS85) is a 4-bit magnitude comparator. This chip is used to compare A5 through A8 with the DIP switch setting. We use the DIP switch so that the user can select the desired A5-A8. For prototype card, the address used in the PC ranges between 300 and 31F or A8 through A5 will be 1000 in binary. In the PC design, for standard interfacing purpose, line A9 will always be 1. Now, we have selected our address from 110000000 through 1100000011 in binary or 300 through 303 in hexadecimal.

# 3. The additional logic circuits

IC4 and IC7 are used to provide the additional logic circuits to enable IC1, IC5, and IC6. The logics are the 'and' and 'or' gates.

C. The PPI Chip and Feedback Circuits

We will first discuss the feedback circuits and then the PPI chip.

# 1. The feedback circuits

The purpose of using the feedback circuits is to send the input speed to the CPU by using the PPI chip. Figure 15 shows the feedback circuits diagram. This diagram shows how the speed is channelled to the PPI chip by using two 4-bit binary counters. Two 74191 binary counters are used to count the frequency of the input speed. The PPI chip will read these counters.




FIGURE 15. The feedback circuits and the PPI

2. The PPI chip

The 8255 PPI (Programmable Peripheral Interface) chip is also called the PIO (Parallel I/O) chip. We first encounter this chip in the system board; here, we will use it for our design. Figure 16 shows the block diagram of the 8255 chip. There are three 8-bit ports: A, B, and C. Each of these ports can be programmed separately as input or output port. Moreover, port A can be used as bidirectional port by using 5 lines of port C for handshaking. The PPI chip has four internal registers which are addressed by Al and A0:

- A1,A0 = 00; select port A
- Al,A0 = 01; select port B
- Al,A0 = 10; select port C
- A1,A0 = 11; select the control register

The control register is used to select the direction of data flow through ports A, B, and C and to choose the modes of operation. For our design, we will use mode 0 for no handshaking mode.

Figure 15 shows the PPI chip and its connections. We use port A to send the commands to the speed control processor circuits and port B to read the two 4-bit counters for the input speed frequency.




FIGURE 16. The 8255 PPI chip block diagram

D. The Speed Control Processor Circuits

In order for the speed control processor chip (MC14460) to work properly, some additional circuits are needed as shown in Figure 17. The descriptions of the design are as follows:

1. Pin 1, 2, 3 (Pulse oscillator):

The design parameters chosen are:

R = 43 K OHM

Rs = 100 K OHM C = 5100 pF

The pulse oscillator frequency, fP, is:

$$fP = \frac{1}{2.43 \text{ R C}}$$
  
=1.877 KHz

2. Pin 5, 6, 7 (Master Oscillator):

The design parameters chosen are:

$$R = 43 \text{ K OHM}$$

Rs = 100 K OHM

 $C = 5100 \, pF$ 

The master oscillator frequency, fM, is:

$$fM = \frac{1}{2.43 \text{ R C}}$$
  
=1.877 KHz

3. '+Sensor' and '-Sensor':

These are speed input. '+Sensor' is connected to pin 4. '-Sensor' is connected to ground. For our design, the speed input is simulated by using a function generator. The function generator will produce a square wave with frequency between 50 and 300 Hz.

4. Decel, Accel, Resume, and Brake:

These are the input commands from the PPI chip.

5. VAC and VENT:

We connect 2 transistors to pin 14 and pin 15. The reason is to separate the MC14460 from the outer world and to allow more drives on the VENT and VAC lines.

6. POR:

POR is connected to a capacitor. At power-up, this capacitor will be able to reset the MCl4460 and eventually charged up by the current source from the internal circuit.

#### E. The Supporting Software

So far, we have discussed the implementation of the hardware. In order for our system to be useful, it needs to communicate with the user. The user should be able to give commands to control the speed and to read the current speed on the screen. We will implement this by using the software. We will divide the software into two parts: the command and the feedback.

# 1. The Command

The user can issued seven commands:

- Increase the speed
- Decrease the speed
- Brake





FIGURE 17. Speed control processor circuits

- Resume the speed
- Inhibit
- Terminate the program

We will first discuss the implementation of this commands and we will then discuss the interaction with the user. First, we need to initialize the PPI chip. As discussed earlier, the addresses for our PPI chip will be from 300 to 303 in hexadecimal. Address 300 is used to address port A, address 301 is used to address port B, address 302 is used to address port C, and address 303 is used to address the control register. Figure 18 shows the PPI control register. Since we use port A as the output to send the command to the speed control processor circuits and port B as the input to read the speed counter, we set bit D4 to 0 and bit D1 to 1. The modes setting for both port A and port B are 0. As a result, we write 10000010 in binary to address 303.



I = I N P U TO = O U T P U T

FIGURE 18. The PPI control register

a. Increase the speed If the user chooses to increase the speed, we will send a signal to the PPI to command an increase speed signal to the speed control processor. Since bit 1 of port A (PA1) is connected to the Accel input of the speed control processor, we move 00000010B (binary) to address 300H (hexadecimal).

b. Decrease the speed Bit 2 of port A (PA2) of the PPI is connected to Decel input to the speed control processor. We need to move 00000100B to address 300H.

<u>c. Brake</u> The user can stop the speed without affecting the stored reference speed by using the Brake command. Bit 3 of port A (PA3) of the PPI is connected to Brake input of the speed control processor. We move 00001000B to address 300H.

<u>d. Resume</u> The Brake command can be restored by using the Resume command. The resume will increase the speed to the stored reference speed. Bit 0 of port A (PAO) of the PPI is connected to the Resume input of the speed processor. We move 00000001B to address 300H.

e. Inhibit Whenever the user wants to stop the increase, the decrease or the resume command, he should use inhibit command. To implement this signal, we just send 00000000B to address 300H. This will inactivate all command lines to the speed control processor.

<u>f. Terminate the program</u> If the user chooses to terminate the program, we restore int ICH back to its old service routine (this will be discussed in the next section) and terminate the program.

Since the user will select these commands by using the keyboard, we will use DOS function 6 to get these commands. This function can be accessed through INT 21. The command codes will be returned to the register AL.

#### 2. The feedback

· .

The feedback is used to read the speed from the counters by using port B of the PPI and print the speed on the screen. We want to read the PPI periodically at a known interval of time so we can calculate the actual speed. The CPU can continually count the time and read the PPI at a specific interval of time but this will occupy the CPU. The efficient way to do this is to use the timer interrupt service routine as discussed in Chapter II. We write an interrupt service routine (read the speed counters) to replace INT 1CH. Here, we will discuss how to change INT 1CH to point to our routine. Function 35 of INT 21 will get the old interrupt vector (address). We need to get the old interrupt vector because we want to restore the old routine after we have done. To execute function 35 of INT 21, we need to move this function number (35H) into register AH and the interrupt number (1CH) into register AL. We then call INT 21. This function's call will return the old interrupt vector in ES (segment part) and BX (offset part). At the end of our program (when the user chooses to terminate the program), we restore the old interrupt vector. To change the interrupt vector table, function 25 of INT 21 will be used. We place the old vector in DX (offset) and DS (segment), the function number (25H) in AH, the interrupt number (1CH) in AL, and then call INT 21.

After we take care of the old vector, we want to change the interrupt vector table entry to point to our routine. We use function 25 of INT 21. We move the offset of our routine to register DX, the segment of our routine to register DS, the function number (25H) to register AH, the interrupt number (1CH) to register AL, and then call INT 21H.

In this way, the hardware will interrupt INT 8 every 18,2 times per second; INT 8 will call INT 1CH, which will point to execute our routine. In our routine, we will read the speed counters to determine the frequency of the input speed.

Next, we print this speed on the screen by using DOS function 10 of INT 10H. Now, the user can monitor the current speed and send the commands to change it, if necessary, by typing the corresponding code.

#### V. RESULT AND APPLICATION

We have implemented a speed control system. The timing diagrams of the outputs (VAC and VENT control lines) of our system are shown in Figure 19a. These two lines can be easily decoded to produce three control lines: increase, decrease, and hold speed lines. Figure 20 shows the output decoder and Figure 19b shows the timing diagram.

Figure 21 shows the block diagram of the speed control system. The input to our system will be a variable modulated frequency that need to be controlled. This frequency ranges from of 50 to 300 Hz. The outputs are three control lines: increase speed, decrease speed, and hold speed. The typical device to be controlled is shown in Figure 21. The device's output is a modulated frequency (50-300 Hz). The control is needed for changing or maintaining this frequency. The device will be able to accept input control lines that can be derived from the three control lines. Our system will be able to control the output of the device by using the control lines and the device will return the speed feedback to our system.

In fact, our system can be used to control any devices that can be modeled as in Figure 21. Here, we will discuss two major applications that utilize our system effectively:

- 1. Automotive cruise control
- 2. Electric motor speed control




FIGURE 19. Output timing diagram

A. Automotive Cruise Control

A good example to utilize our system is the automotive cruise control. The automotive speed stays constant despite of the road condition. The feedback from the automotive is






FIGURE 20. The output decoder





the speed measured by a speedometer. The controls are the VAC and VENT lines which will drive the gasoline throttle with an output proportional to the difference between the desired speed and the actual speed. Figure 22 shows the typical automotive cruise control application.




FIGURE 22. Typical automotive cruise control application

To adopt our design to the automotive cruise control, only a microprocessor system is needed instead of the entire PC system. For today's vehicle to have a microprocessor is typical. There are many applications for having a microprocessor in the vehicle beside the speed control, for example, electronic transmission control, electronic cooling system control, on-board diagnostic systems, sleep detector, etc. Without the microprocessor, both active and passive components are used in the automotive system. However, a large number of these components are needed, for example, 60 active and 120 passive components are needed in a cruise control [2].

#### B. Electric Motor Speed Control

In industry system control, it is necessary to be able to adjust the speed of a motor over a wide range with a good resolution and reliability. To accomplish this, a closed loop system with feedback is essential. The conventional analog control is not accurate, it produces nonlinearity in the analog speed transducer and causes error easily in the control lines due to the temperature, component aging, and noise. By using microcomputer to control the speed of these motors, we eliminate the nonlinearity in the speed transducer (digital rather than analog). The control lines

can be transmitted over a long distance with no degradation. These digital control lines are not subject to temperature variation, component aging, or noises.

Most of the speed of a motor is a function of the applied voltage. For example, the speed of any dc motor can be altered by changing the voltage across the armature. On the other hand, the speed of a single phase motor can be altered by changing the applied voltage across the motor line terminals. For these types of motors, our design can be easily adopted for them. As an example, we will show a dc motor speed control design as in Figure 23.

The speed of the motor is measured optically by using light sources and photocells. The pulses from the photocell are fed into our system. The VAC and VENT output lines are decoded into 3 control lines to drive the up/down counter. To increase/resume the speed, the counter is counted up; to decrease/brake the speed, the counter is counted down. The content of the counter is converted into the analog voltage. This analog voltage is applied across the armature of the dc motor. If the counter is increased, the analog voltage also increases, and the speed of the motor will also be increased.




FIGURE 23. DC motor speed control block diagram

.

#### VI. CONCLUSION

As technology has advanced, computer control in industrial applications has become increasingly important. In this paper, we have discussed one kind of computer control, a speed control system. To effectively and accurately control a device (motor) with speed, it is essential to have a closed loop system (a system with the feedback) like the speed control system discussed in this paper. The speed control system will continuously sample input from its environment and generate controls to change/maintain the speed of the device.

In this paper, we have emphasized an interfacing methodology involving an IBM personal computer. The circuits needed, especially those interacting with the PPI chip and the speed control processor are discussed in detail. We also discuss the software used to control the hardware. Our experience here suggests a microcomputer control system is often better than a conventional circuit because it is easier to design with and the results are more reliable and accurate.

We intend to continue this work by implementing a dc motor speed controller and to incorporate better real-time response into the system. We also plan to extend this work into more sophisticated speed control applications.

#### VII. BIBLIOGRAPHY

- Eggebrecht, L. <u>Interfacing to the IBM Personal</u> <u>Computer</u>. Indiana, IN: Howard W. Sams & CO., Inc., 1983.
- 2. Hordeski, M. <u>Microprocessors in Industry</u>. New York: Van Nostrand Reinhold Company, 1984.
- 3. <u>iAPX</u> <u>86/88, 186/188</u> <u>User's Manual.</u> Santa Clara, CA: Intel Corporation, 1983.
- 4. <u>IBM PC Macro Assembler</u>. Boca Raton, FL: IBM Corporation, 1983.
- 5. <u>IBM PC Technical Reference</u>. Boca Raton, FL: IBM Corporation, 1983.
- 6. Jourdain, R. <u>Programmer's Problem Solver for the IBM</u> <u>PC, XT & AT.</u> New York, NY: A Brady Book Published by Prentice Hall Press, 1986.
- 7. Kosow, I. <u>Control of Electric Machines</u>. Englewood Cliffs, N.J.: Prentice-Hall, INC., 1973.
- 8. Maloney, T. and Alvarado, F. "A Digital Method for DC Motor Speed Control." <u>IEEE Transactions on</u> <u>Industrial Electronics and Control Instrumentation,</u> <u>IECI-23, NO.1 (February 1976): 44-46.</u>
- 9. <u>Microsystem Components Handbook.</u> Santa Clara, CA: Intel Corporation, 1983.
- 10. Norton, P. <u>The Peter Norton Programmer's Guide to</u> <u>the IBM PC.</u> Redmond, Washington: Microsoft Press, 1985.
- 11. Sargent III, M. and Shoemaker, R. <u>The IBM Personal</u> <u>Computer From the Inside Out.</u> Reading, Massachusetts: Addison-Wesley Publishing Company, Inc., 1986.
- 12. Wadlow, T. <u>Memory Resident Programming on the IBM</u> <u>PC.</u> Reading, Mass.: Addison-Wesley Publishing Company, INC., 1987.

# IX. ACKNOWLEDGEMENT

I wish to thank my major professor, Dr. C. Wright, for giving me the opportunity to do my project and helping me in preparing this thesis. I also wish to thank Dr. A. Pohm and Dr. R. Lamb for serving on my committee and Mr. G. Bridges for helping me in setting up the equipment for my project. X. APPENDIX: THE PROGRAM LISTING

. .

IIILE SPEED CONTROL SYSTEM ; BY TING-WOEN WOEN 9 SEGMENT STACK PROGSTACK 80 DUP (?) DW PROGSTACK ENDS 3 SEGMENT PROGDATA 'PLEASE CHOOSE :', OAH, ODH MSG DB'(I) INCREASE THE SPEED', OAH, ODH DB '(D) DECREASE THE SPEED', OAH, ODH DB '(R) RESUME THE SPEED', OAH, ODH DB '(B) BRAKE', OAH, ODH DB '(N) NEUTRAL', OAH, ODH DB '(Q) QUIT',OAH,ODH DB 'ANY OTHER KEY TO SEE THE CURRENT SPEED', DR OAH, ODH, '\$' MSG1 DB 'SPEED: \$' CON1 DH Ō CONS DB Ö CONG DB Ö CON4 DBÖ DIF DU Ö DIFF DW Ö PROGDATA ENDS 5 FROGCODE SEGMENT ASSUME CS:PROGCODE, DS: PROGDATA, ES: PROGDATA MAIN PRUC FAR PUSH DS AX,AX SUB PUSH AX. MOV AX, PROGDATA MOV DS,AX ij. :----SET THE PPI CONTROL REGISTER----1 MOV AL, SBH MOVDX,303H DX,AL OUT MOV AL,10H MOV DX,300H DUT. DX,AL ģ

-----SET INTERRUPT ICH TO POINT TO ROUTINE----PUSH DS MOV DX, OFFSET ROUTINE MOV AX,SEG ROUTINE DS,AX MOV MOV AH,25H MOV AL,1CH 21H INT POP DS ;----CLEAR THE SCREEN----MOV AH,O AL,2 MOV INT 10H ;----MOVE CURSOR----START: MOV BH,O MOV DH,10 MOV DL,O MOV AH,2 INT 10H ;----PRINT MESSAGE MSG----MOV DX, OFFSET MSG MOV AH,09 INT 21H ;----RECEIVE INPUT FROM USER----NEXT1: MOV AH,06 AGAIN: MOV DL, OFFH INT 21H JΖ AGAIN ;----QUIT ?----CMP AL,'Q' JNE NEXT8 NEXT2 JMP NEXT8: ;----NEUTRAL ?----CMP AL, 'N' NX1 JNE JMF' NOTH ;---- INCREASE THE SPEED ?----NX1: CMP AL,'I' JNE NX2 JMP INCREASE

. .

••• ;----DECREASE THE SPEED ?----۰. NX2: CMP AL,'D' JNE NXЗ JMF' DECREASE ;----RESUME ?----NX3: CMP AL, 'R' JNE NX4 JMP RESUME ;----BRAKE ?----NX4: CMP AL,'B' JNE START JMP BRAKE 1 PTT: ;----PRINT THE SPEED EVERY NEW SPEED AVAILABLE----CMP CON2,1 JB NEXT1 MOV CON2,0 ;----MOVE CURSOR-----MOV BH,0 MOV DH,O MOV DL,12 MOV AH,2 INT 10H ;----PRINT MESSAGE MSG1----MOV DX, OFFSET MSG1 AH,09 MOV 21H INT ;----PRINT THE FIRST DIGIT----NX5: MOV BH,O DH,O MOV MOV DL,20 MOV 2, HA INT 10H MOV AX,DIF MOV DIFF,AX MOV CL,4 SHR AH, CL AND AH, OFH AH,9 CMF' JLE NXT1 ADD AH,7H

.

NXT1:	ADD MOV MOV MOV INT	АН,ЗОН АL,АН СХ,1 АН,ОАН 10Н
:PR	INT THE MOV MOV MOV INT	SECOND DIGIT DH,0 DL,21 AH,2 10H
NXT2:	MOV AND CMP JLE ADD ADD MOV MOV INT	AX,DIFF AH,OFH AH,9 NXT2 AH,7H AH,3OH AL,AH CX,1 AH,OAH 10H
;PR	INT THE MOV MOV MOV INT	THIRD DIGIT DH,0 DL,22 AH,2 10H
NXT3:	MOV MOV SHR AND CMP JLE ADD ADD MOV MOV INT	AX,DIFF CL,4 AL,CL AL,OFH AL,9 NXT3 AL,7H AL,3OH CX,1 AH,OAH 10H
;FR	INT THE MOV MOV MOV INT	FOURTH DIGIT DH,0 DL,23 AH,2 10H

NXT4:	MOV AND CMF JLE ADD ADD MOV MOV INT	AX,DIFF AL,OFH AL,9 NXT4 AL,7H AL,3OH CX,1 AH,OAH 1OH
;60		NEXT1
мотн:	MOV MOV OUT JMP	AL,10H DX,300H DX,AL START
INCREASE	E: MOV MOV OUT JMP	AL,12H DX,300H/ DX,AL START
DECREASE	E: MOV MOV OUT JMP	AL,14H DX,300H DX,AL START
RESUME:	MOV MOV OUT JMP	AL,11H DX,300H DX,AL START
BRAKE :	MOV MOV OUT JMP	AL,19H DX,300H DX,AL START

5

. . . . .

..

•

. NEXT2: PUSH DS MOV DX, OFF53H MOV AX, OFOOOH MOV DS,AX AL,1CH MOV MOV AH,25H · \_ 21H INT POP DS RET MAIN ENDP 5 ŝ 5 ;----INTERRUPT SERVICE ROUTINE ICH----ROUTINE PROC FAR PUSH AX PUSH ВΧ FUSH СΧ PUSH DX AX, PROGDATA MOV MOV DS,AX ;----POLL THE SAMPLING CLOCK----MOV DX,302H AL,DX IN AL,01H AND CMP AL,O NEXT6 JNE ;----READ THE COUNTER----DX,301H MOV IN AL,DX MOV AH,O CMP AX,O JE NEXT6 MOV DIF,AX ADD DIF,AX

٠

•••

.

••

.

.

;RE	SET THE MOV IN	COUNTER DX,300H AL,DX
	AND MOV	AL,11101111B DX,300H
	OUT	DX,AL
	MOV	CON1,5
L00P:	DEC	CON1
	CMP	CON1,0
	JNE	L00P
	OR	AL,00010000B
	MOV	DX,300H
	OUT	DX,AL

# NEXT6:

ş		
	POP	DX
	POP	CX
	POP	ΒX
	POP	AX
	IRET	
ROUTINE	ENDP	
;		
;		
5		
PROGCODE	Ē	ENDS
	END	MAIN