A microprocessor-controlled vectorcardiograph

I54 1982 5m67 0.3-

Ъу

w

Therese Mary Smith

A Thesis Submitted to the

Graduate Faculty in Partial Fulfillment of the

Requirements for the Degree of

MASTER OF SCIENCE

Major: Biomedical Engineering

Signatures have been redacted for privacy

Iowa State University Ames, Iowa

1982

# TABLE OF CONTENTS

Deee

	rage
DEDICATION	iv
INTRODUCTION	1
REVIEW OF LITERATURE	3
Vectorcardiography	3
Microprocessors in Instrumentation	7
PROBLEM DESIGN REQUIREMENTS	10
SYSTEM DESCRIPTION	12
Acquisition and Amplification of ECGs	12
Patient Interface	14
Front Panel	16
Internal Design	18
Display	19
SYSTEM DESIGN DETAIL	21
Patient Interface	21
ECG Signal Acquisition and Amplification	21
Sampling and Conversion	23
Front Panel	24
Memory	26
Miaroprocesor	20
	29
Interface of Internal Parts to Input/Output	30
Sawtooth Generator	31
Display	32
Firmware	33
RESULTS AND DISCUSSION	42
Hardware	42
Firmaro	44
FIImware	47
CONCLUSIONS AND SUGGESTIONS	50
BIBLIOGRAPHY OF ELECTRONICS COMPONENTS LITERATURE	52
BIBLIOGRAPHY	53

.

	rage
ACKNOWLEDGEMENTS	58
FIGURES AND ILLUSTRATIONS	59
APPENDIX: COMPUTER PROGRAM	85

i

# DEDICATION

To Alan John Luse

• -- .

#### INTRODUCTION

Researchers are currently determining diagnostic criteria from vectorcardiograms. Non-invasive detection of infarct location, size and presence of a second infarct near an older one can be accomplished. The measurements and calculations required in the comparison of a vectorcardiogram with these criteria can be done by computer; thus, relieving physicians of much tedium, enabling them to spend a greater amount of time on higher professional skills. In 1970,

In general, there is no difficulty in formulating an adequate algorithm for the diagnostic evaluation of vectorcardiograms to be followed by a computer. However, an algorithm for the pattern detection of vectorcardiograms cannot be adequately formulated at the present time...consequently in many cases the value of computer analysis is seriously limited.

In 1978, the work of Gustafson, Willsky, Wang, Lancaster and Triebwasser (14,15) was published, describing computerized statistical techniques for detection of arrythmias based on R-R intervals. In 1971, at the second International Federation for Information Processing, Technical Committee on Information Processing in Medicine, (IFIP TC-4) Working Conference on Computer Application on ECG and VCG Analysis, Wolf, MacFarlane, Friedricks, Duicmetiere, Werhrer, Van Bemmel, and Smith each discussed programs implemented for wave recognition (47). Others, e.g., Pipberger, et al. (30), have produced computer programs for VCG waveform analysis. In order to provide this diagnostic capability to the practicing clinician, it would be desirable to develop an inexpensive instrument which would be straightforward for a technician to operate.

Microprocessor technology, including compatible analog-to-digital (A/D) and digital-to-analog (D/A) converters, may be exploited to this end. This thesis describes the design and implementation of a microprocessorbased vectorcardiographic data acquisition system. The controlling firmware is written to provide support for modular algorithms for analysis of VCG waveforms.

A design for a microprocessor-based vectorcardiograph was proposed by Anil Sahai in his doctoral dissertation: The Design of a Microprocessor-Controlled Vectorcardiographic System (34). Due to the introduction of improved and less expensive parts, the hardware and software have been redesigned. The design and implementation are presented herein.

#### REVIEW OF LITERATURE

# Vectorcardiography

The vectorcardiogram is a planar projection of the heart dipole. Frontal, left or right sagittal and transverse (horizontal) views are taken. These displays are constructed by plotting one electrocardiographic lead versus another instead of versus time. The passage of time would not be evident in the simple two-dimensional picture, therefore, the line is modulated in some way to indicate the direction and duration of time corresponding to a particular segment. Dashes and teardrops shapes are used. In a more sophisticated presentation suggested by Brinberg (cited in Wartak (43)), cones are drawn depicting the direction by their orientation and extent of time by spacing. A recent technique employs color to clarify the pattern (20).

The arrangement of electrodes used most frequently is the Frank lead system (8), which is based on a homogeneous torso model (10). There is some controversy over which lead system is best (see, for example, Zywietz and Schneider (47)), and much of the use of Frank leads involves modification of the electrode placement (32). It is not necessary to change the lead placement to compensate for the position of the heart in the individual patient, as an electrical circuit, called a resolver, exists which can perform rotations of the vectorcardiogram (43). A discussion of the sensitivity of diagnostic programs using the Frank lead system to mispositioning of leads is given in Greiser and Freidricks (12).

A representation of the Frank lead system is shown in Figure 1. The resistors perform a linear combination of the body-surface potentials, producing the three leads--X, Y, and Z. The three planes are developed from the leads as follows: Transverse: X vs Z; sagittal: Z vs Y; and frontal: X vs Y. Figure 2, also after Wartak (43), shows a normal vectorcardiogram. Different segments of the waveforms provide information of diagnostic value. The section of the pattern from the isoelectric or E-point to the 0-point (see Figure 2) is called the P-loop and is produced by atrial depolarization. As atrial repolarization is not completed before ventricular depolarization begins, the P-loop is not closed, i.e., the 0-point is not equivalent to the E-point. Ventricular depolarization produces the QRS-loop, the largest in area of the three loops. The last excursion of the curve is called the T-loop. It is produced by ventricular repolarization. The characteristics of the loops, the separation of their endpoints, and the instantaneous position of the vector are all used in diagnosis. For a thorough introductory description of vectorcardiography, see Wartak, Simplified Vectorcardiography (43).

Normal values and variation in vectorcardiograms are being obtained as a function of age (9,13), body size, sex (45) and race (2), for the purpose of diagnosis of abnormal patterns. Diagnostic criteria are being determined in many disease states, including ventricular (1,39,41) and atrial hypertrophy (9,46), atrial flutter (46), conduction defects--Wolf-Parkinson-White syndrome (40), sick sinus panconduction (31), and blocks (4). Vectorcardiographs give information about old

 $\cdot$ 

infarcts (22), localization (27, 28, 33) and size (44) of infarcts, perioperative infarcts (24), diaphragmatic myocardial infarcts (37) and especially posterior infarcts, which can only be determined by vectorcardiography (6). Ischemia (7), hypertension (2), aortic regurgitation (41) and coronary occlusion (16,35) have known effects on vectorcardiograms. The vectorcardiogram can be used to measure pulmonary arterial pressure in the presence of chronic rheumatic mitral valve disease (36), to detect aberrant chromosome types (23) and to monitor the extent of damage to the heart in Fabry's disease (25). Various features of the vector pattern are utilized in diagnosis: the three planar projections (27); instantaneous values of magnitude and direction of the vector in the planes (33); spatial magnitude (from the Pythagorean theorem); and angle (41), ratios of magnitudes, and distances between pointsy. The difference between features from a prior pattern to a present one are used (33), and at least one group of researchers has suggested that the variability of the pattern over time in one individual may be significant (47).

Some researchers obtain orthogonal potentials by means of ECG electrodes connected through a resistor scaling network to Grass recorders. Magnetic tape recordings of analog signals are later fed to A/D converters attached to minicomputers for data analysis (26,47). Others have used commercial vectorcardiograph units (27,46). At least

one of these units is no longer available for sale<sup>1</sup>. The functions required of such a unit are diverse.

The measurements and computations required can be accomplished more efficiently by computer if the computer can be instructed to recognize the waveform and to perform the analysis (43). Many programs are already available. In Computer Application of ECG and VCG Analysis (47), specific programs are described. For example, in one article, "Conduction Defects with and without Myocardial Infarction", by J. Gelin (11), a program is described which can give diagnoses for complete left bundle branch block, complete right bundle branch block, left hemiblocks, and conduction defects with myocardial infarction. Several arrythmia detection programs are cited in the two articles by Gustafson, Willsky, et al. (14, 15).

In Friedman, <u>Diagnostic ECG and VCG</u>, criteria are given for the diagnosis of left and right ventricular hypertrophy or enlargement, Wolf-Parkinson-White syndrome, (based on individual VCG patterns), and a host of associations of disease conditions with arrythmias. This book contains many references to special articles where diagnostic criteria may be found. Wartak, in <u>Simplified Vectorcardiography</u> gives decision trees (the semantic content of a program, rather than the instructions themselves) for diagnosis of left ventricular hypertrophy, right ventricular hypertrophy, biventricular hypertrophy, and Wolf-Parkinson-White syndrome.

<sup>1</sup>Personal communication with Mike Kellen, Medical Sales Engineer, Hewlett Packard Co., Iowa City, Iowa.

#### Microprocessors in Instrumentation

While the computer systems on which these programs run may be more expensive than is feasible for some situations, the use of microprocessors may bring the cost down sufficiently to make these diagnostic programs more available (18). For example, a recent business reply mail advertisement from Abbott Medical Electronics states:

We've eliminated the computer from our new computerized ACS Arrythmia Detection System, using new microprocessor technology. And we've cut our selling price nearly in half while increasing the system's clinical usefulness.

It is also important that an instrument be simple to learn and use (42). By using microprocessor components, instrumentation can be designed which is tailored to a particular application, i.e., many features which are not of interest can be left out, and those which are desirable incorporated without significant impact on price. Peatman describes how this is done in Microcomputer-based Design (29). This book provides an introduction to design with microprocessors, but is written for those who intend to design systems at the component level. An introduction which is more appealing, and has the additional benefit of hands-on experience is use of the Heathkit Microprocessor Trainer (E2), The educational literature associated with the kit provides an elementary but thorough description of microprocessors. Experiments with the hardware are clearly spelled out, so that the user is painlessly exposed to the use of the microprocessor. The kit with microprocessor, associated components, and educational literature costs \$300 as of June, 1981. Korn's book, Microprocessors and Small Digital Computer

<u>Systems for Engineers and Scientists</u> (21), presents microprocessorbased design in perspective with other computer-based laboratory instrumentation. This book is very well-organized, presenting the wealth of detail necessary to begin a design in such a fashion that the sought-for information is readily found. Finally, further references are given after each section. This book seems to reach its goal, to

help readers understand the manufacturers' literature and to make informed choices of microprocessors, minicomputers, peripherals.

An eminently satisfying book is <u>Microprocessors in Instruments</u> and <u>Control</u> by Bibbero (3). This book reviews fundamentals of data acquisition and control then digital logic before describing microprocessors. Ample references are given.

Last, for articles describing implementation, design and debugging specifics, it may be helpful to look through <u>Applying Microprocessors</u> from the Electronics Magazine Book Series, Altman and Scrupski (eds.) (1).

There are many features of the vectorcardiogram which may be of diagnostic value. Provision of all of these capabilities in one device may lead to a very complicated and/or expensive piece of equipment. If a family of instruments could be developed, each member of which answers the needs of some particular investigators, without incorporating all features, a reduction in cost and complexity could result. This set of related instruments could be developed by designing hardware to acquire raw vector data, and modular software routines to analyze it. Selective

insertion of the program modules into the basic vectorcardiograph, which microprocessor technology makes possible, could accomplish this end.

#### PROBLEM DESIGN REQUIREMENTS

The design requirements are divided into five areas: quality of signal measured, safety of instrument, quality of display, simplicity of use, and ease of improvement.

To be of diagnostic value, the Frank lead signals must be accurately represented from 0.2 Hertz to 200 Hertz (43). To satisfy the Nyquist criterion, then, a sampling (and conversion) rate of 400 Hertz per lead is required of the A/D converter and multiplexer. Real-time processing of the signal implies a conversion turn-around time of less than or equal to 0.8 milliseconds or 800 microseconds. Turn-around time also includes software execution time for servicing interrupt requests. The time required for a conversion can be measured using a triggerable logic analyzer with interval timing capability. Measurements of voltage on each lead must be made at the same time (47).

A high input impedance on the leads is required both to improve a signal quality and to minimize the current drawn from the patient.

The bandwidth and resolution of the display must be sufficient for the waveforms' highest frequency components to be seen. Resolution can be estimated by comparing the ratio of the diameter of the illuminated spot to the linear dimension of the display, with the ratio of the change in voltage to be discerned to the voltage excursion of the segment containing the voltage change.

The controls of the device must be readily understood from the user's viewpoint. There should be no settings of the input devices which are meaningless or ambiguous.

The design should be modular, so that improvements can be readily implemented. Thorough documentation, obviously, is necessary for both hardware and software.

#### SYSTEM DESCRIPTION

The function of the instrument can be subdivided as follows:

- 1. acquisition of analog ECGs including amplification
- 2. filtering and sampling of the data
- 3. digitizing
- 4. storage in memory
- 5. control panel
- 6. retrieval from memory
- 7. digital manipulation (i.e., computation)
- 8. display

These functions are implemented within the instrument. A block diagram showing the relationship of these functions is given in Figure 3.

#### Acquisition and Amplification of ECGs

The Frank lead system, the most widely used in clinical instruments as described in Biophysical Measurements (38), is employed. The leads are buffered to provide high input impedance (for electric shock reduction and signal improvement). The buffering is followed by the scaling network of the Frank lead system. The X, Y, and Z leads are then amplified by instrumentation amplifiers, filtered by second-order Butterworth filters to remove aliasing, which would otherwise be introduced by subsequent sampling, and the signal raised to an offset of 2.5V, to center the signal in the range of the input of the A/D converter. The lead signals are then coupled to the multiplexer inputs. In van Bemmel et al. (42), a summary of filter cutoffs used by researchers is given. Most are using approximately 200 Hertz, and only one is using above 500 Hertz. The X, Y, and Z leads are sampled sequentially by a multiplexer, which feeds the selected analog channel to a sample/hold amplifier. The sample/hold supplies the SAR (successive approximation register) A/D (analog-to-digital) converter which provides digital data to the microprocessor via the data bus.

The analog channel switched to the sample/hold also drives the display circuitry so that the data being gathered are displayed in real time. Frank leads can be monitored in real time by this connection. This is designated <u>Real Time Mode</u>. In <u>Stored Data Mode</u>, the output of the sample/hold is input to the A/D converter, which outputs digital data on the microprocessor data bus. The A/D converter interrupts the microprocessor with an "end-of-conversion" signal, at which time the processor stores the data in memory. The data can then be retrieved by the microprocessor and sent to a D/A (digital-to-analog) converter, where they are converted to a signal for driving the cathode ray tube. The output of the D/A is routed to one of the channels of the analog mutliplexer used in data acquisition, so the same multiplexer (through which real time data are sent to the CRT) can select the previously stored data.

The display is a low persistence CRT X-Y monitor, with a bandwidth of 4 kilohertz (E13). The functions of the vectorcardiograph are controlled from a front panel. ECG or VCG display can be selected, either in real time or from stored data. When ECG data are displayed,

the horizontal scan is supplied from a sawtooth generator circuit (selected through the multiplexer). Presently the X, Y and Z leads are available, but simple modification will allow for the bipolar leads I, II and III to be observed as well. Any of the three VCG planes may be selected, either in real time or stored.

When <u>Stored Data Mode</u> is selected, two sets of 3-digit BCD switches are used as inputs to the processor to define the range of samples of the VCG pattern to be displayed. For example, if it were desired to examine the T-loop without interference from an overlapping P-loop, the switches could be set to display only the desired portion of the waveform. The output is updated as the switches are rotated, so that lengthening or shortening either end of the waveform can be done with rapid visual feedback. The resolution of the switches is one sample per least significant digit, as the waveform is made up of 1000 samples per lead. Should a range of points be selected such that the starting point is higher that the stopping point, a range error light is illuminated.

In summary, the ECG data are conditioned and input into a multiplexer and can be displayed in real time or stored and then displayed with adjustable blanking. X, Y, Z, X-Z, X-Y and Y-Z waveforms can be shown.

# Patient Interface

The patient interface is that part of the circuit which touches the

-14

patient or whose design is influenced directly by the requirements of the patient.

In the vectorcardiograph, the interface comprises the electrodes, the leads, buffer amplifiers, resistor network for scaling and combining the input (Frank lead system), instrumentation amplifiers, the highpass filters which prevent formation of sum and difference frequencies which come about due to sampling by the multiplexer, and the conditioning of the signal from a bipolar signal to one varying from 0 to 5 volts. Commercially available electrodes are used. Buffering is presently accomplished by a 741 operational amplifier non-inverting follower configuration which provides a higher impedance to the device than it would otherwise have. An input impedance of two megohms is supplied by the 741.

To prevent leakage current entering the patient in the event of device abuse or failure, optoelectronic couplers such as the MCT2 by General Instrument or the 4N26 by Hewlett-Packard or Motorola could be placed in series with the operational amplifier. These operational amplifiers and the patient side of the optoelectronic isolator could be battery powered for isolation of the patient from the AC power mains, Optocouplers are available with insulation voltages of 3000 volts (E3).

The output of the optocoupler, if used, is scaled by the Frank lead system resistor network. The network used was taken from Biophysical Measurements (38) and is shown in Figure 1. After scaling, the X, Y, and Z leads are available as differential signals. These are

amplified by instrumentation amplifiers tailored for a gain of 1000 (E1).

The amplified signal is then filtered by a second-order Butterworth filter. The cutoff frequency is 500 Hertz, and the response is flat out to beyond 200 Hertz which is the high-frequency cutoff required for diagnostic measurements (43).

The multiplexer will handle inputs in a range centered at 2.5 volts. A range of 0 to 5 volts was chosen. The output of the filters is bipolar; therefore it is followed by a summing amplifier configuration with a potentiometer to control the voltage added. As the patient requirements have been met and the signal has been conditioned to the requirements of the multiplexer, this completes the design of the patient interface.

### Front Panel

The front panel is an interface between the device and the hospital or research personnel using the instrument. The front panel must provide the means of selecting the options of which the instrument is capable, without being so cluttered that it is too difficult to understand, or unwieldy to use in a crisis situation. It is an advantage to have a "soft" front panel, i.e., one for which the microprocessor can control the settings of the switches. For example, if one were to select VCG mode and X-Y plane, and then select X-Z plane, on a soft front panel the microprocessor could automatically deselect X-Y plane perhaps

displaying the current state of the instruments via light emitting diodes (LEDs). Another method of preventing selection of incompatible features is the multiposition rotary switch, but this does not have the advantage of software selection of options on startup or reset.

The front panel used in this design is extremely simple, requiring only two PIAs (peripheral interface adapters) to interface it to the microprocessor. Toggle switches were chosen to select among the different options. Soft switches could be implemented as shown in Figure 4, requiring significantly more parts and supply current.

The front panel includes a momentary switch labelled "Record" which sends a non-maskable interrupt (NMI) to the processor. Use of the NMI pin for this function reflects a choice of priority for the different functions. Beginning a record of data is regarded as the highest priority function of the instrument. It is envisioned that the physician may see an interesting waveform on the real time display and decide to record the ECG signals immediately. Use of a first-in-firstout (FIFO) buffer at the output of the A/D would expand the functionality of the instrument to include a record of information from the immediate past.

The interrupt, which is of lesser priority, is used to signal end-of-conversion from the analog-to-digital converter. A standby switch to inhibit any display while the switches are being set up, and a light emitting diode (LED) indicator which lights for non-meaningful combinations are also provided.

#### Internal Design

Interfacing the A/D, D/A, PIAs and memory to the microprocessor was made relatively easy by the availability of parts designed for microprocessor bus architecture.

For the analog/digital conversion, a National ADC0817 was chosen (E10). Integrated injection logic technology permits fabrication of analog and digital parts on the same substrate and this chip combines a 16-channel analog multiplexer with an 8-bit successive approximation register. Bus compatible address pins are provided for channel selection. The chosen input is brought out to a common pin to enable the designer to save parts by processing only the chosen signal. This circuit places a sample/hold amplifier at the common output (E9). The output of the sample/hold is fed into the analog-to-digital conversion portion of the chip. The microprocessor supplies the start pulse to the converter, and the latch control to the sample/hold. The conversion takes approximately 100 µsec, during which the hold value changes by 10 microvolts, or about 1%. End-of-conversion is signalled to the microprocessor via CAl input of a PTA, which pulls the lesser priority interrupt line low. The interrupt is handled by a routine which stores the data in memory. The A/D latches the value onto the data bus for the microprocessor to load (read), and the microprocessor load (read) instruction to the A/D address initiates another conversion. In between the interrupts, the microprocessor is free to execute any algorithms, such as described by Gustafson et al. (14, 15). In the current design, no processing of the data is done.

One thousand data points per lead are gathered and stored in memory. On retrieval, the data are accessed as directed by the decimal digit switches. Three digits identify the first sample point to display and the other three digits indicate the last piece of data. These switches are interfaced to the microprocessor through two PIAs. PIAs are part of the Motorola 6800 family of parts, and can be connected directly to the microprocessor buses. They provide two 8-bit wide programmable I/O (input/output) ports, interrupt lines to and from peripherals, and interrupt lines to the processor. The BCD switches provide a 4-bit binary output for each digit.

#### Display

The D/As used are Signetics SE 5018's which are designed for microprocessor compatibility (E11). The input data are latched. The device provides a voltage output (0-10 volts), which is routed to the analog multiplexer to be displayed. Before the signal is connected to multiplexer it must be conditioned. The voltage is divided in two by a voltage divider so that the maximum is 5 volts and filters (low-pass Butterworth) are used for deglitching.

Bus connections between boards are made using 12" ribbon cable, with alternate leads grounded, to reduce coupling of one signal lead to the next. Power was transmitted to the boards on separate wires. The bus transceivers used were Signetics 8T26s (E12). These chips can drive 18" of unterminated line, provide 40 milliamperes of current sink

on outputs, and require 25 microamps for all inputs. All the bus transceivers' supplies were bypassed with 0.1 microfarad ceramic capacitors.

The use of high current drivers and microprocessor compatible parts simplified the design considerably.

# SYSTEM DESIGN DETAIL

# Patient Interface

Please refer to Figure 1 which shows the buffer amplifiers and scaling network. Many kinds of patient electrodes are commercially available. Therefore, no development of electrodes was undertaken. Leads from the electrodes are buffered by 741 monolithic integrated circuit (IC) op amps (operational amplifiers). The operational amplifiers provide a high-impedance input (two megohms) on the patient side, and a low-impedance (much less than 75 ohms) on the resistor network side. The 741s may be expected to draw 0.001 microamps from the patient, which is not expected to produce any shock (personal communication, Dr. Curran Swift). The operational amplifier is connected in a unity-gain follower configuration; therefore, its output is expected to be bipolar with respect to the right leg reference, of millivolts in amplitude (41), and will roll-off at 20 dB/decade, with a cutoff frequency of approximately 700 kilohertz. The outputs of the buffer amplifiers (741s) are connected to the Frank lead system scaling network (resistance values are noted in Figure 1) as described in Biophysical Measurements (38). A value of 10 kilohms was used for R. The output of the scaling network comprises the three Frank leads: Vx, Vy, and Vz.

# ECG Signal Acquisition and Amplification

The three Frank leads carry bipolar differential signals on the order of millivolts. It is desirable to condition these signals for

the input to the analog-to-digital converter (A/D). The circuit from the differential signals up to the A/D input is given in Figure 5. This circuit comprises a Burr-Brown instrumentation amplifier, (either model 3660 or 3662) set for a gain of 250. This is followed by a lowpass filter designed for a high-frequency cutoff of 500 Hertz. The roll-off at high frequency is 40 dB/decade. The filter is a second-This order Butterworth, which is used by several research groups (45). particular implementation of a second-order Butterworth active filter was obtained from Rapid Practical Design of Active Filters (17). The function of this filter is to attenuate frequencies of 500 Hertz or higher. Later in the signal processing, sampling will occur, which will fold back signals at a given frequency into sum and difference frequencies. This is called aliasing. For example, for a sampling frequency of 1 kilohertz, a signal component of 800 Hertz will appear at 1 kiloHertz - 800 Hertz = 200 Hertz, and at 1800 Hertz (1 kiloHertz + 800 Hertz). If we are concerned about signal accuracy around 200 Hertz, and not around 800 Hertz, we can attenuate any signal around 800 Hertz, so that when it is folded back, its contribution will be small compared to the signal of interest. Most researchers find no useful information above approximately 200 Hertz; they use a low-pass filter whose cutoff is 300 Hertz or less (47). One researcher uses 50 Hertz (47). This circuit uses 500 Hertz; therefore, frequency response should be more than adequate. A voltage greater than the maximum expected QRS peak (10 millivolts) was amplified to 2.5 volts, leading to a gain factor of 250.

#### Sampling and Conversion

The sampling and conversion is accomplished by the circuit shown in Figure 6. The inputs are from the band-pass filters described above. The National ADCO817 is a combination 16-channel multiplexer and successive approximation A/D converter. Four address lines are used to select the input channel, which becomes connected to the so-called common output. At this output, any circuitry which it may be desirable to place before the converter is situated. In this design, a sample/hold circuit is shared by each analog channel. The sample/hold follows its input signal until the control input is brought low to cause it to retain data. The circuit for controlling the sample/hold was obtained from a National ADCO817 Application Note (E10).

The address lines are decoded to detect the address of the A/D which is sent out on the address lines by the microprocessor in response to either a read instruction or a write instruction. The R/W control line is used to signal the A/D to start a conversion and to cause the sample/hold to hold. The end of conversion output (EOC) is sent to a digital input of a peripheral interface adapter (PTA). The PIA input can be conditioned by the software to respond to a falling edge of a signal, which is appropriate in this case. Upon detection of the EOC signal, an interrupt is sent to the microprocessor. The interrupt handling subroutine reads the data from the A/D data output leads, which are connected via bus buffers (discussed later) to the microprocessor data inputs.

At the conclusion of the data gathering routine, the sample/hold is allowed to sample, the address of the analog channel is changed, and a new conversion is initiated. The sample/hold biasing circuit was obtained from National's Linear Data Book (E9). Both static and dynamic zeroing are made available to service personnel. Static zeroing is correction of output offset, as in an operational amplifier. Dynamic zeroing refers to removal of a step change in the output when the sample/hold control input makes a transition to low voltage.

# Front Panel

The front panel makes available several toggle switches (five of which are currently handled by the software), six digits of BCD switches for selecting intervals of the VCG loops, a push button switch for recording (storing) of data, and an error light. The front panel interfaces to the VCG are shown in Figure 7.

The components labelled PIA are peripheral interface adapters. These digital interface units are members of the Motorola 6800 family of chips, that is, they are designed by Motorola to attach directly to the microprocessor address, data and control buses. They include internal registers which specify the mode of operation. For example, in the case of the EOC signal from the A/D converter, a pin is configured as an input which will respond to a falling edge by signalling the microprocessor on the interrupt line (discussed later). The PIA has two separate 8-bit peripheral ports. The 16-bit lines may be individually programmed as an input or an output. This design calls for one output

line to control the error light. The remaining lines are configured (by the software) to act as inputs.

Each front panel toggle switch provides either a high (+5 volts) or low (0 volts) signal to its peripheral port pin. The data are read by the program as if the PIA were a memory location. The combination of the five-switch settings specifies a particular subroutine to the controller program, for example, the switch setting: Real Time, VCG, X-Y (high), Y-Z (low), X-Z (low) causes the program to invoke a subroutine to display the real-time frontal plane vectorcardiogram. Use of a three-position selector switch would have been superior to three toggles, as it would eliminate meaningless switch combinations, i.e., any with more than one pattern selected, e.g., X-Y (high) and Y-Z (high). The BCD switches supply four bits of binary data for each decimal digit displayed on the front panel. The logic is inverted, i.e., 0 is represented by 1111, 5 is represented by 1010. The program inverts the input from the BCD switches before converting the concatenation of three BCD numbers to a binary number.

The last input on the front panel is the Record button, which is connected to a microprocessor input named NMI. This active-low signal is held high by a pullup resistor, until brought low by pressing the switch. This input signals the microprocessor to suspend its current task, execute a subroutine specific to the NMI low interrupt, then return to the previous operation. In the present design, the NMI subroutine reads data from one of the A/D converters, until 1000 data

points are collected from each lead, and stores the values in memory. The NMI processor pin is different from the IRQ processor pin in that its request cannot be ignored by the microprocessor (See Figure 8). By means of a mask bit, IRQ signals can be prevented from disturbing the program flow.

#### Memory

The memory is divided into two parts: program memory and data memory. The program memory does not change. It contains the instructions which control the instrument; these are retained in a 1024 x 8-bit programmable read only memory, an Intel 2708 (E4). The 2708 is UV (ultraviolet) erasable, as a convenience for program development. It has been superseded by the Intel 2758, which does not require the -5 volts and +12 volts supplies needed for the 2708. PROM (programmable read only memory) programmers for the 2758 are easier to build, as well.

The data memory must be changeable. It has been implemented by Intel 2114s. To provide 4K x 8 of read/write memory (RAM, or random access memory), eight 2114s are required. As the 2114s have bidirectional input/output pints, and respond to the read and write signals fast enough, they can be connected to the microprocessor address, control and data buses very simply.

Selection of a particular chip within a memory array is made by means of address bus decoding. A 74138 (3 bit to 1 of 8 line converter) is employed to interpret microprocessor address lines A14, A13, and A12. Different patterns of these three bits represent addresses of different

parts of the circuit. The eight output lines are used as enables for these parts, hence the enables are named "PROM", "RAM", "PIA", etc. Selection of a particular chip within RAM memory is made by another 74138, which currently decodes only address lines AlO and All.

The outputs of the 74138 which decodes AlO and All (RAM selector) are combined with the "RAM" select line and an inverted valid memory address (VMA) signal to form a set of chip select lines for the individual 2114s making up the 4K x 8 read/write memory. This combination is accomplished using 74LS27s, which are three-input NOR gates, followed by inverters (7404s). Only if RAM is in its active low state, the output from the RAM selector is in its active low state, and the VMA is in its active low state will the NOR output become high. As active low signals are desired for the RAM chips, the NOR gates are followed by inverters. An improved design would replace the NORs and inverters by using the additional enable lines to the 74138 RAM selector. Chip selection can be done without use of address bus decoders, when the entire address space is not required. To see how to do this, refer to Peatman (29), Chapter 3.

The 2708 is enabled by the "PROM" enable, described above. The address chosen for the PROM corresponds to A15, A13, and A12 all high, because on reset or power-up the microprocessor sends two addresses out on the data bus. The two bytes of data it receives from memory are concatenated to produce the address of the first instruction, which the microprocessor then fetches. The two addresses sent out on reset have A14, A13, and A12 high, and as it is desirable to store the first

instruction address in the PROM, the PROM is enabled for A14, A13, and A12 high. There is an advantage in locating RAM in low addresses, i.e., A14, A13, and A12 all low. The advantage comes about via specialized instructions for accessing low-address memory. These instructions are faster to execute and take up less space in the PROM. To use these instructions with the RAM memory, the "RAM" enable corresponds to A14, A13, and A12 low.

The memory is located physically on a separate board from the microprocessor. To drive the signal lines between memory and microprocessor, high current capability bus transceivers were employed. Signetics 8T26s (quad bus transceivers) were used on both address and data lines for simplicity in stocking of parts (E12). These bus transceivers have tristate outputs, enabling the designer to place more than two components on a signal lead. By controlling each device connected to the bus, i.e., by forcing all but one device into the highimpedance (third) state, the remaining component can actively pull the signal lead high or low without competition from another part,

The microprocessor supplies control lines, such as  $R/\overline{W}$  (read, not write) and  $\emptyset 2$  (phase 2 clock; also called data bus enable in this circuit) which are used in controlling the enables of the data bus transceivers. For example, the memory card should drive the data bus if either RAM or PROM is enabled, (i.e., the memory address is valid and address corresponds to RAM or PROM) and if a READ instruction is being executed ( $R/\overline{W}$  is high). The memory board transceiver drive enable

circuit is shown in Figure 9. The output of the second NAND is active low for (PROM or RAM) and READ. The signal is buffered by the transceiver which sends it to the memory board. As the transceivers are inverting, the signal arrives at the memory board active high, and there enables the data bus drivers for the memory board.

#### Microprocessor

The microprocessor board holds the microprocessor chip (Motorola 6800, see Figure 8), the clock chip (Motorola 6875), the address decoding circuits, some bus transceivers, and the manual reset pushbutton switch. The Motorola 6800 was selected as the microprocessor to use for this project because it and some other members of the microprocessor chip set were already owned by the department, and a cross-assembler (MSAM from Motorola) for 6800 assembly language was available at the I.S.U. Computation Center. Subsequent purchase of a 6800-based microprocessor trainer (E2) by the department facilitated testing of the individual components, by substitution (6800) or by use of the breadboards (2114, 6820, or 6821s). Software modules were also debugged using the trainer.

The 6875 clock chip produces three clock signals:  $\emptyset$ l for the microprocessor,  $\emptyset$ 2 for the microprocessor, and a higher drive capability  $\emptyset$ 2 or enable for the peripherals. The frequency of the clock signals can be controlled by an RC circuit, as explained in the 6875 application note (E8). The 6875 also interfaces the reset pushbutton to the

microprocessor, supplying the fast rise time required by the 6800, and making possible a simple input switch circuit. Clock frequency generation and input switch circuits are shown in Figure 10. A clock frequency of 0.8 megahertz is used in this circuit which allows straightforward use of the 2708 and the slowest (least expensive) version of the 2114s.

#### Cables

The address, control and data buses are delivered from the microprocessor board to the memory board and to the I/O board by means of ribbon cables. The ribbon cables are 16 lines wide; the address bus (AO - A9) is delivered to the I/O board with some control bus signals on one cable. Capacitive coupling can occur, however. The ribbon cable carrying the Ø2 clock has every other conductor connected to ground on the microprocessor side. The cable from the data bus to the I/O board has alternate grounding as well.

# Interface of Internal Parts to Input/Output

The interface to the front panel has been described. The PIAs receive the microprocessor address and control signals as delivered to the I/O board via a pair of bus transceivers; the PIAs also connect to the data bus. In the next section the digital-to-analog (D/A) converter circuit will be given. The D/As interface to the data bus lines as well. They are controlled by a signal "D/A" derived from the address lines as "PIA" and "PROM" were. There is a circuit which

controls the latch for data on the data bus shown in Figure 11. Q is set to low on reset, so the data on the data bus are presented through transparent latches to the D/As. Should the D/A signal indicate one of the D/As is being addressed, at the falling edge of  $\emptyset 2$ , the data on the data bus will be latched into the D/A which corresponds to the AO address line. If AO is high, the vertical output D/A is being addressed, and its latch will be brought high. The 7432 is a quad 2-input NOR, so the inversion of RESET and AO is accomplished using spare gates from this chip.

# Sawtooth Generator

The remaining internal circuitry consists of a sawtooth generator, which uses the circuit given in Figure 12. As indicated, different component values cause different slopes and final values of the ramps. The ramp is used to sweep the horizontal input of the CRT when ECG traces are being displayed. A sawtooth waveform suitable for intensity modulation of the CRT trace to provide the teardrop pattern which indicates direction and rate of inscription could be implemented with this circuit. The ramp circuit may be divided into two parts: the astable oscillator which supplies a ramp interval and a recovery interval, and the ramp generator. The oscillator circuit is taken from Coughlin and Driscoll (5), p. 241. A thorough explanation of the circuit is given therein. The low-frequency sweep generator is described in the IC Op Amp Cookbook (19), p. 389.

#### Display

The display is produced on a Telonic-Altair Model 4060 X-Y display. This inexpensive CRT monitor has an intensity control and a bandwidth of 15 kilohertz for vertical signals and a 4 kilohertz for horizontal. Grey-scale modulation can be accomplished by varying a voltage from between 0 to -100 volts, although from 0 to -20 volts is usually adequate (E13). The X and Y inputs to the monitor are obtained at the common output of the A/D converter, as shown in Figure 3. The output is amplified by a non-inverting configuration of an operational amplifier to allow for expansion of the selected segment. In Real Time Mode the vertical signal comes from one of the Frank leads, through the "vertical" multiplexer, and the horizontal lead is selected by the other multiplexer. If a real-time VCG is being displayed, the horizontal multiplexer must present another Frank lead. For ECGs, the horizontal sweep ramp described above is selected through the horizontal multiplexer. For Stored Mode, the Frank lead digitized data are reconverted (by the D/As) to analog signals. These analog signals are presented to the same multiplexer accepting the original Frank lead input (but on separate channels), and through the multiplexer they can be displayed on the CRT.

The ramp generating the teardrop intensity pattern could be switched onto the intensity modulation input by the ECG/VCG front panel switch.

32 ·
#### Firmware

Figures 13 and 14 are block diagrams illustrating the program structure. The program is written in modules or blocks. After the organization at the block level is discussed, a detailed description of each module follows.

## Firmware Organization

The firmware is divided into three parts. The first is initiated by power-up or by activation of the Reset switch. Similarly, the second is invoked with the Record button, and the third by the EOC pulse output of the A/D converter. These three parts are illustrated in Figures 13 and 14. The section of the program initiated by start-up or reset initializes the PIAs; that is, it causes the peripheral ports to be used as inputs, with the exception of the pin used to drive the LED error signal, which is configured as an output. Then the peripheral port which is attached to the front panel toggle switches is read. The settings of the switches determine the procedure the microprocessor should follow. The code describing the specific sequence the microprocessor should follow in response to the switch settings is then executed. If the switch settings are not meaningful, the error light is lit. There are some instructions, e.g., those for loading an address into the multiplexer, which are executed for any valid switch setting. These are performed after the setting is decoded. After the low-order bits corresponding to the specific channel of the multiplexer are determined, the address must be latched in and conversion initiated.

If <u>Real Time Mode</u> has been selected, latching of the ECG or ramp leads into the multiplexers is all that is required to get a display on the screen, so the flow of control returns to checking the front panel. <u>Stored Data Mode</u> has additional requirements, namely the determination of the segment of the VCG/ECG pattern which is to be displayed. The PIA ports connected to the BCD switches are read, the binary values of the switches determined, and then compared. If the value indicating the beginning of the range exceeds the value for the end, the error light is lit. A spare PIA pin exists, to support separate error lights if desired. (See the discussion of suggested improvements.) If the range specified is valid, memory pointers corresponding to the end points of the desired display are set up, and data from this area of memory are written to the D/A converters. Then the flow of control returns to reading the front panel,

Upon depression of the Record button, the sequence which the microcomputer was currently executing is interrupted, and the second major division is entered. Recording data involves initializing a pointer to memory for data storage, latching the appropriate address into the multiplexer for the A/D converter, initializing conversion, reading the data when they are available, storing it in memory, updating the memory pointer, checking for completion, and either returning to gather more data or reestablishing the previously interrupted task. Responsibility for the listed tasks is divided between the second and third sections of the program. The third section reads the A/D converter output and stores data in the current memory slot. This particular

34

division of labor takes advantage of the EOC pulse from the A/D converter to read the digital data as soon as they are available. The second part executes the remainder of the items listed.

## Initialization of PIAs

The actual (hexadecimal) addresses of the PIA registers are in Figure 15a. The instructions for PIA configuration are given in Figure 15b. The addresses of the particular registers are determined by the wiring of the address lines to the PIA inputs. See Figure 7 for the PIA wiring. The 4 in the fourth hexadecimal digit causes the PIA enable to go low. Address bit A2 differentiates between the PIAs; it is low for PIA 1 and high for PIA 2. A2 is connected to an active high chip enable on PIA 1, and though an inverter to the same chip enable on PIA 2. Once the addresses are determined, they can be named as shown in the assembler directive EQU (equate) statements. If the names are used throughout the program, any hardware changes to the addresses can be conveniently propagated through the software by a change in the EQU directive, with subsequent assembly. The comments after the assembly language instructions explain their function. The particular numbers to be loaded into the control registers are determined from the 6820 (PIA) specification sheet (E6). Initialization of the PIAs consists of setting the data direction of the peripheral ports to inputs, with the exception of one bit, which controls the error light.

# Determination of front panel settings:

# Specific response

The switches on the front panel are connected to the PIA port. Their status is determined by reading the peripheral port, i.e., executing a load accumulator instruction using the port's address. The value appearing in the accumulator is used to call a subroutine specific to the front panel setting. These instructions are shown in Figure 16a.

The first two instructions initialize the stack to \$08FF, which is located in RAM. The RAM begins at \$0000 and extends to \$3FFF. The lowest addresses in the RAM are used for variable storage. The ECG lead data are stored beginning at \$0100. One thousand samples of each of three leads require 3000 spaces, or up to \$0BB7. Placing the stack at \$1000 allows it to grow (toward lower addresses) to more than adequate depth. The stack holds data after a PSH (push onto stack) instruction has been executed. If a subroutine is called or an interrupt handled, the stack holds the return address of the interrupted process. The stack pointer must be set to a location in RAM, so that data may be written into memory.

There is a table beginning at location \$7000, which contains a pair of instructions for each of the 32 combinations of the five toggle switches. The number represented by the settings of the switches is used to select one pair. Each pair of instructions consists of a jump instruction to a specific routine and a return from subroutine (see Appendix B). The pair of instructions requires four bytes to express.

If the switch settings are considered as a binary number, then by adding four times that binary number to the address of the table, a specific pair is selected. This is done in the program by use of the ASL instruction (arithmetic shift left), which multiplies a binary number by two. The position of the switches in the peripheral port supplies the other factor of two.

The SCAN routine preloads an address, SWITCH, with the beginning address of the above table, then calls LITEOF (Figure 16 (a)). LITEOF turns off the LED, by forcing bit 0 to a 1 (see Figure 17 (a)). Then it masks out those bits which are not from the front panel switches, and multiplies the resulting binary number by two, as explained above. This computes the low-order byte of the address into the "table of subroutine calls" described above.

An example of a subroutine to handle the selection of stored (rather than real-time), vectorcardiogram for X-Y plane is shown in Figure 16 (b). The low-order bytes of two addresses are set. HMUX is an address specifying a multiplexer channel in the multiplexer whose common output drives the horizontal deflection of the CRT. VMUX is the same for the multiplexer providing the vertical drive to the trace. For stored data, the channels connected to the D/As must be addressed. OFST2 and OFST3 are variables containing an offset to be added to the base address of the table of ECG lead data. The table contains the X, Y and Z lead data, interleaved; X lead data has an offset of 0 bytes, Y of 1 byte and Z data, 2 bytes. OFST3 is used when VCG patterns are

to be displayed. It holds the difference in location between the vertical axis data and that of the horizontal axis. OFST3 is added to OFST2 to determine the location of the data plotted in horizontal direction. Meaningless switch settings cause the error routine to be executed.

# Determination of front panel settings:

#### Common response

Figure 17 contains some of the instructions which are executed for any front-panel setting. SETMUX is a subroutine which latches the channel addresses into the multiplexers by sending these addresses out on the address bus. The A/D1 and A/D2 pulses thus produced latch the four bits of channel address into the respective multiplexers.

Then the front panel switches are read once more, to determine the status of the <u>Real-Time/Stored Mode</u> switch. For <u>Real-Time Mode</u>, everything required for the display is accomplished, and the flow of control returns to scanning the front panel.

## Display of stored data - determination of range

See Figure 18 for the instructions followed in the determination of the range for display of lead data which has been stored in memory.

First the rotary binary-coded-decimal switches used for specifying the range of stored data to be displayed must be read from the peripheral ports. The negative logic BCD representations are inverted by the complement instruction. Each 8-bit pattern is separated into two sets of four bits for each switch. Each set of four bits is stored right justified in an 8-bit byte. The three bytes representing the starting

value are then loaded onto the stack. A subroutine which converts the three decimal digits to a 16-bit binary representation is called. The subroutine leaves the result on the stack. The binary representation is then pulled off the stack and stored. The same conversion procedure is followed for the three decimal digits specifying the end of the range of display.

After the start and stop values for the display have been determined, they are compared to ensure the stop value equals or exceeds the start value. If this condition is not met, the error routine is entered. Otherwise conversion and display are initiated.

Figure 19 shows the instructions used in the determination of the absolute address of the stored data. First, the starting address of the table is pushed on the stack, then the index of the entry required in the table, then the number identifying in which of the interleaved layers the entry sought is to be found. A 16-bit address is returned and stored. After the address of the vertical data starting point is determined, the address of the horizontal data is obtained,

The sequence of instructions which determines the address is shown in Figure 19b. It is a general purpose table-handling routine.

Once the absolute address of the ECG table as specified by the range switches is known, the data can be converted back to analog form for the display. The output routine is shown in Figure 20.

The byte to be converted for vertical output is loaded into the accumulator and written to the D/A connected to the vertical drive

on the display. Then the process is repeated for the horizontal output. The addresses of the next horizontal and vertical data bytes are calculated. Then this current address for the vertical output is compared with the address for the last data byte to drive the vertical output. Until the current address exceeds the endpoint, data are converted and displayed. The D/A signal latches the data on the data bus into the converter, which holds the analog output until a new byte is latched in.

## Recording of ECG lead data

The Record button brings the NMI input of the processor low, causing it to fetch the address of a routine from the PROM. See Figure 21. This routine is then executed in response to the NMI interrupt. The routine begins by clearing the interrupt mask, thereby enabling the IRQ interrupt line. This line will go low when the A/D produces an EOC pulse. The next instructions initialize the pointer to the next location in memory into which data should be written. The next instruction causes the sample/hold amplifier to hold by causing the  $R/\overline{W}$  line to be high and the A/D enable to go low which triggers the circuit driving the sample/hold input of the amplifier. The STA A XLEADV initiates the A/D conversion by causing the  $R/\overline{W}$  line to go low while the A/D enable is low. This triggers the circuit driving the START CONVERSION pin on the A/D.

The next pair of instructions set a flag, which is reset only when data have been loaded into the ECG lead table. After the data

have been secured, the table pointer is incremented, and the procedure repeated for the next lead. After the Z-lead has been sampled, and the table pointer updated, the value of the pointer is compared with the location of the end of the table. When the table has been filled, the interrupt mask is set, and control returns to the routine which was interrupted.

The routine which responds to the IRQ interrupt reads the A/D converter output, stores that data in the location pointed to by the table pointer, and then resets the waiting for data flag. See Figure 22.

### RESULTS AND DISCUSSION

The results will be discussed with respect to the same breakdown of functions as the circuit was described, first with respect to hardware, then firmware.

#### Hardware

Acquisition of the analog ECG was demonstrated to work via observation of the display when the instrument was functioning in <u>Real Time Mode</u>. Input was obtained from a Waveforma signal generator (E15). In order for the proper signal to be displayed, many parts of the instrument were required to be functioning properly: The scaling and translation of the analog signal, presampling filtering, front panel decoding software, address decoding and latching for the multiplexer and output drive for the display.

The display presented both ECG and VCG waveforms when its inputs were driven by the Waveforma.

The interdependence of the various subsystems of this circuit should have been reduced, both to facilitate testing, and to increase the probability that the device would recover from transient disturbances, such as the relocation of an electrode.

Filtering was tested separately from operation in the circuit, by the conventional means of single sine wave input, varied over frequency, with observation of ratios of amplitude of the input and output waveforms. The filters' responses were as designed (17).

Sampling was tested in two parts. The output of the sample/hold amplifier was tested by observation with the oscilloscope, and compared with its input. The hold step, (step change in output voltage on transition of sample/hold control input) was zeroed, by observing the output on the oscilloscope, with manual switching of the control input. The adjustment is referred to as dynamic zeroing. The decay of the output voltage with time (called droop rate) was observed to be within specification.

Two functions of the A/D converter were tested. Conversion of static analog inputs worked, and the device responded to a request for conversion with an end-of-conversion signal, after approximately 80 microseconds.

The memory functions were demonstrated as follows. Retrieval of data in the PROM was shown by proper execution of the firmware. Storage and retrieval of data in the RAM was demonstrated by proper return from subroutines and interrupt handlers (the associated jump instructions store return vectors on the stack, implemented in RAM). Storage of the digitized ECG was not tested specifically. A self-test mode, or use of in-circuit-emulation would have been helpful to evaluate this aspect of performance, because it would have been possible to halt execution of the program and examine the values stored in the RAM.

The control panel functioned properly, as shown by the proper selection of the multiplexer inputs, correct software response to

- 43

switch settings, including decoding of the BCD switches, and illumination of the error light. Different length segments of data were returned for different switch settings. The character of the displayed data changed somewhat with different settings due to differing software execution times; however, it was possible to show that segment selection worked as desired.

The display was driven adequately, as shown by the <u>Real Time Mode</u> display of ECG waveforms from the Waveforma.

Despite attention to the subsystems as described above, the waveform displayed in <u>Stored Data Mode</u> was not satisfactory, although the implementation described seemed to display VCG stored patterns in one dimension if the other D/A was disabled. The waveform displayed had the character of a projection of a VCG.

Several factors may have contributed to this. One is timing. Only 1000 samples of the waveform were made, and each of these samples took approximately 80 microseconds to complete. The total sampling time amounted to 240 milliseconds, which would not cover an entire cardiac cycle of a subject with a heart rate of less than 4 Hertz. As no pattern recognition was attempted, there was no synchronization to the QRS complex, and in some cases it may have been missed entirely. This topic is discussed further under Firmware. Another factor is the difference between the frequency content of the input waveform and that of the output waveform. Deglitching (desampling) filters were used on the outputs of the D/A converters. The cutoff frequency was

designed for the input waveform, i.e., no consideration was given to the increased rate of output of the waveform from the circuit as compared with the rate of production at the source. A higher cutoff frequency should have been used.

Use of a flash A/D converter would have eliminated any problems occurring due to the sample/hold amplifier, but flash converters cost approximately \$100 per chip, compared with less than \$15 for the CMOS converter that was used.

It is well-known (47) that each lead must be measured at the same time to produce output suitable for use in diagnosis. This would require three sample/hold circuits if a converter is multiplexed.

Use of a single sample/hold in the instrument provided experience with this component without the cost of three units.

A proper test of input bandwidth would have involved halting of the microprocessor and examination of the memory, perhaps by in-circuit emulation, or use of the Motorola MIKBUG debugging program available in ROM. The selection of inputs worked when the inputs were in the specified range for the device and the power supply to the multiplexer was stable. Display of real-time data was obtained, but the circuit was extremely sensitive to offset voltages such as those obtained from corroded electrodes. The 741 buffer amplifiers had to be selected for sufficiently small output offset bias (after zeroing), because the high gain of the instrumentation amplifiers would produce a signal out of range for the multiplexer inputs. Some means of protecting the

multiplexer inputs from out-of-range signals must be developed in order to make debugging of the circuit feasible. A 5-volt Zener diode in parallel with a germanium diode across the input might accomplish this.

The data were gathered at the rate of 1000 samples per lead in approximately 240 milliseconds. The A/D and D/A chips were tested with steady-state inputs, and shown to convert properly. The sample/hold circuit output was examined with the oscilloscope and appeared to hold for 'hold' and follow for 'sample! mode. One test for proper overall conversion would have been the use of a reference input such as a sine wave, and examination of the output signal, probably with a dual-trace oscilloscope.

Segment selection by means of the BCD input switches appeared to work.

The effective bandwidth of the device should have been tested as described for conversion. This test would not have given much information about which part of the circuit was functioning incorrectly, but would have demonstrated proper operation. It would be interesting to determine the amount of time available for real time analysis of the incoming lead data. One technique for measuring this would be the use of a logic analyzer with interval timing features, such as the Hewlett-Packard 1615A.

Debugging would have been simpler with a standard bus between boards, even though this would have involved delivery of signals to boards not requiring them. Use of better wiring technique would have

reduced the debugging task significantly, especially attention to color coding for address bus, data bus, power and ground. Use of clips for routing of wires away from corners of IC sockets would have prevented many intermittents.

#### Firmware

The discussion of the results of firmware development will follow the same outline given in the system description.

The firmware controlling acquisition of the ECG addresses the multiplexer. The presence of the specific pattern on the address bus caused the address latch enable circuit to latch the four lower-order bits of address into the multiplexer, thereby selecting a channel. Selection of input channels covers the firmware required in <u>Real Time</u> Mode.

Sampling was required in <u>Stored Data Mode</u>. Firmware control of sampling was divided into two parts: the initiation of a conversion and the reading of the converted data. Due to the length of time required for a conversion (100 microseconds, maximum, at the 1 megahertz clock rate), the data were read in an interrupt handler subroutine. The conversions were initiated upon return from the interrupt handler. The firmware for requesting a sample is currently followed by a wait loop. It is in this position of the code that any analysis routines would execute. Execution of another sample request currently follows the wait loop, so that the rate of sampling depends upon the rate of conversion. This is an undesirable feature. Furthermore, simple installation of a delay prior to the next conversion request would require a different delay to accommodate each converter. One method of tying the conversion requests to a regular schedule would require a real-time clock. In this scheme, the interrupt handler for the realtime clock interrupt would disable its own interrupt enable, and then enable the interrupt from the end-of-conversion output of the A/D converter, after requesting a conversion. The interrupt handler for the end-of-conversion interrupt would disable its own interrupt, store the retrieved data (converted value), and reenable the real-time clock interrupt.

The code for digitizing and storing in memory the ECG input executed correctly and took very few instructions.

The computer instructions related to reading and responding to the control panel were not optimized for minimum storage requirements, but for maximum modularity. A jump table, as described by Peatman (29) was addressed by the settings of the panel grouped as fields. This technique is very simple to write; it worked immediately.

Use of memory mapping of the peripherals simplified input and output software. All I/O (input/output) instructions are either reads or writes, exactly as used with memory.

The entire program for this device worked, and is presented in the Appendix. It fit, with some space left over, in 1K (1K = 1024) bytes of memory. The output routine, for updating the display in <u>Stored Data</u> <u>Mode</u>, read the BCD switches to determine the beginning and ending points

of data to display. The loop for displaying a point was executed a variable number of times, the number of repetitions depending upon the segment length.

Thus, the number of times a selected segment was traced on the screen per unit time (screen refresh rate) depended upon the length of the segment. Shorter segments (fewer than 500 points) were noticeably more pleasant to view. Therefore, more rapidly executing output code should be written.

#### CONCLUSIONS AND SUGGESTIONS

Despite remaining problems with the current implementation of the microprocessor-controlled vectorcardiograph, it seems feasible to develop a machine capable of producing diagnostic quality VCGs, which would support special purpose routines for specific diseases, or other investigations. References to literature containing diagnostic programs were given earlier in this thesis. One further function of this instrument would be the capability of uploading the data to a larger machine for more sophisticated analysis, or for storage. Motorola provides compatible chips for Direct Memory Access, which would probably be the preferred method of transfer.

Some other improvements include addition of three operational amplifiers to produce leads I, II, and III and the addition of another sawtooth generator to modulate the intensity of the display. The front panel could be improved by the use of soft keys as explained previously. Improvements related to the display might include a linear sweep, a software sweep, adjustment of the recovery time (time between end of one sweep and beginning of the next) especially for <u>Stored Data</u> <u>Mode</u>, interpolation of the data for <u>Stored Data Mode</u> and magnification for smaller segments. A D/A converter with higher precision, would allow more ECG traces across the screen, without reducing horizontal resolution. The use of sample/hold amplifiers on each of the input channels, rather than one shared by the channels could eliminate the

difference in timing of measurement of the three leads, if the sample/ hold control was a signal to each of the leads' amplifiers. Separate error lights for the different error conditions might clarify improper operation of the device. Some calibration of the display, and a trace of longer persistence may improve the usefulness of the output.

### BIBLIOGRAPHY OF ELECTRONICS COMPONENTS LITERATURE

ŝ

- El. Burr-Brown Model 3660 Low Drift Instrumentation Amplifier and Model 3662 Instrumentation Amplifier. 1975. Burr-Brown Research Corporation, Tucson, Arizona.
- E2. Heath Co. Model ET-3400 microprocessor trainer. 1978. Heath Co., Benton Harbor, Michigan.
- E3. Hewlett-Packard. 1978. Optoelectronics Designer's Catalog. Hewlett-Packard Components, Palo Alto, California.
- E4. Intel Memory Design Handbook. 1977. Intel Corporation, Santa Clara, California.
- E5. Intel 2114 1024 x 4 bit Static RAM. 1977. Intel Corporation, Santa Clara, California.
- E6. M6800 Microcomputer System Design Data. 1976. Motorola Semiconductor Products, Inc., Phoenix, Arizona.
- E7. M6800 Microprocessor Applications Manual. 1975. Microcomputer Applications Engineering. Motorola, Inc., Phoenix, Arizona.
- E8. MC6875 Specifications and Applications Information, 1978. Motorola Semiconductors, Phoenix, Arizona.
- E9. National Linear Data Book. 1976. National Semiconductor Corp., Santa Clara, California.
- E10. National Semiconductor ADC 0816/0817 Single Chip Data Acquisition System. 1977. National Semiconductor Corp., Santa Clara, California.
- Ell. Signetics Analog Data Manual. 1977. Signetics, Sunnyvale, California.
- El2. Signetics Digital Linear MOS. 1972. Signetics, Sunnyvale, California.
- El3. Telonic Altair Model 4060 X-Y Monitor. 197x. Telonic Altair Laguna Beach, California.
- E14. The TTL Data Book for Design Engineers. Second ed. 1976. Texas Instruments. Inc., Dallas, Texas.
- E15. Waveforma Operating Instructions. 1972. General Industries, Inc. Model GI-1017-1. Santa Barbara, California.

#### BIBLIOGRAPHY

- 1. Altman, L. and S. Scrupski, eds. 1976. Applying Microprocessors. Electronics Magazine Book Series. McGraw-Hill, New York. 191 pp.
- Arsenescu, G., M. Sabau, G. Badiu, T. Damsa, A. Voicvlescu, and I. Arsenescu. 1977. Computer Analysis of Orthogonal Electrocardiogram and Vectorcardiogram in Patients with Hypertension. Adv. Cardiol. 19:1973-1975.
- 3. Bibbero, R. 1977. Microprocessors in Instruments and Control. John Wiley & Söns, New York. 301 pp.
- Brohet, C., M. Styns, P. Arnaud, and L. Brasseur. 1978. Vectorcardiographic Diagnosis of Right Ventricular Hypertrophy in the Presence of Right Bundle Branch Block in Young Subjects. Am. J. Cardiol. 42(4):602-612.
- Coughlin, R., and R. Driscoll. 1977. Operational Amplifiers and Linear Integrated Circuits. Prentice Hall, Inc., Englewood Cliffs, N. J. 312 pp.
- Dudeck, J., and J. Michaelis. 1971. The diagnostic process in electrocardiography. <u>In</u> Chr. Zywietz and B. Schneider, eds. Computer Application on ECG and VCG Analysis. North-Holland Publishing Company, Amsterdam.
- Foerster, M., Z. Vera, D. A. Janzen, S. J. Foerster, and D. T. Mason. 1977. Evaluation of Precordial Orthogonal Vectorcardiographic Lead ST-segment Magnitude in the Assessment of Myocardial Ischemic Injury. Circulation 55(5):728-732.
- 8. Frank, E. 1956. An Accurate clinically practical system for spatial vectorcardiography. Circulation. 13:737-749.
- 9. Friedman, H. 1971. Diagnostic Electrocardiology and Vectorcardiography. McGraw-Hill Book Company, New York. 486 pp-
- Geselowitz, D. 1971. Some Comments on the Status of Electrocardiographic Lead Systems. <u>In</u> Chr. Zywietz and B. Schneider, eds. Computer Application on ECG and VCG Analysis. North-Holland Publishing Company, Amsterdam.
- 11. Gelin, J. 1971. Conduction defects with and without myocardial infarction <u>In</u> Chr. Zywietz and B. Schneider, eds. Computer Application on ECG and VCG Analysis. North-Holland Publishing Company, Amsterdam.

- 12. Greiser, E. and P. Freidricks. 1971. Differences in vectorcardiographic parameters in the Frank lead system caused by systematic dislocation. <u>In</u> Chr. Zywietz and B. Schneider, eds. Computer Application on ECG and VCG Analysis. North-Holland Publishing Company, Amsterdam.
- Guller, B., F. Lau, R. Dunn, H. Pipberger. 1977. Computer Analysis of Changes in Frank Vectorcardiograms of 666 Normal Infants in the First 72 Hours of Life. J. Electrocardiology 10(1):19-26.
- Gustafson, D., A. Willsky, J-Y. Wang, M. Lancaster, and J. Triebwasser. 1978. ECG/VCG Rhythm Diagnosis Using Statistical Signal Analysis - I. Identification of Persistent Rhythms. IEEE Transactions on Biomedical Engineering BME 25(4):344-352.
- Gustafson, D., A. Willsky, J-Y. Wang, M. Lancaster, and J. Triebwasser. 1978. ECG/VCG Rhythm Diagnosis Using Statistical Signal Analysis - II. Identification of Transient Rhythms. IEEE Transactions on Biomedical Engineering BME 25(4): 353-361.
- 16. Howard, P., A. Benchimol, K. Desser, F. Reich, and C. Graves. 1976. Correlation of Electrocardiogram and Vectorcardiogram with Coronary Occlusion and Myocardial Contraction Abnormality. Am. J. Cardiol. 38(5):582-7.
- 17. Johnson, D., and J. Hilburn. 1975. Rapid Practical Design of Active Filters. John Wiley and Sons, New York. 264 pp.
- 18. Johnson, F., and S. Gibbons. 1976. Microprocessors in health care: panacea or more different technology? Biomedical Engineering 11(4):132-136.
- 19. Jung, W. 1974. IC Op-Amp Cookbook. Howard W. Sams and Co., Inc., Indianapolis, Indiana. 591 pp.
- 20. Kinoshita, S., K. Suzuki, H. Hiraki and S. Ito. 1977. Directwriting Color Vectorcardiograph. J. Electrocardiology 10(4):393-395.
- Korn, G. 1977. Microprocessors and Small Digital Systems for Engineers and Scientists. McGraw-Hill Book Company, New York. 390 pp.
- 22. Madias, J. 1978. Vectorcardiography and Body Surface Isopentential Mapping to Detect Old Myocardial Infarction (letter), Am. J. Cardiol. 41(2):349.

- Mason, D., W. Price, J. Wilson, and I. Lauder. 1977. The Use of a Semi-automatic Computerized Procedure for the Study of Genetically Determined Variation in the Vectorcardiogram. Comput. Biol. Med. 7(1):27-33.
- McNeill, G., N. Poirier, J. Morin, and G. Klassen. 1977. Myocardial Infarction after aortocoronary saphenous vein bypass. Vectorcardiographic study. Br. Heart J. 39(8):903-6.
- Mehta, J., N. Tuna, J. Moller, and R. Desnick. 1977. Electrocardiographic and vectorcardiographic abnormalities in Fabry's disease. Am. Heart J. 93(6):699-705.
- 26. Millard, R., B. Hodgkin and C. Nelson. 1978. Effect of ventricular enddiastolic volume on vectorcardiographic potentials of the pig. Am. J. Physiol. 235(2): 182-H 187.
- 27. Mimbs, J. W., V. deMello, and R. Roberts. 1977. The effect of respiration on normal and abnormal Q waves. Am. Heart J. 94(5):579-582.
- Nelson, C. V., B. C. Hodgkin, R. A. Bonner, and E. T. Angelakos. 1978. The difference vector: Assessment of effects of changes or interventions. Am. Heart J. 95(2):220-227.
- Peatman, J. 1977. Microcomputer-based Design. McGraw-Hill, New York. 590 pp.
- 30. Pipberger, H., R. Dunn, and J. Cornfield. 1971. First and second generation computer programs for diagnostic ECG and VCG classifications, paper presented at 12 Intern. Colloq. Vectorcardiogr. (August, Brussels).
- 31. Raizada, V., A. Benchimol, and K. B. Desser. 1976. Demonstration of Diffuse Conduction Disturbance in Sick Sinus Syndrome Utilizing Simultaneous His Bundle Electrogram and Timed Vectorcardiogram. Chest 69:416-417.
- 32. Rautaharu, P. 1977. Toward Standardized VCG Systems. Circulation 55(3):556-557.
- Ruttkay-Nedecky, I., V. Szathmary, and S. Cagan. 1977. Algorithm for Computer Recognition of Infarction Localizations. Adv. Cardiol. 19:185-186.
- 34. Sahai, A. 1976. The design of a microprocessor-controlled vectorcardiographic system. Ph.D. Thesis, Iowa State University, Ames, Iowa.

- 35. Schneider, J., H. Thomas, Jr., and W. Kannel. 1977. Precordial T Wave vectors in the detection of coronary heart disease. The Framingham Study. Am. Heart J. 94(5):578-572.
- 36. Shakibi, J., I. Aryanpur, M. Paydar, A. Yazdanyar, and B. Siassi. 1976. Simplified Vectorcardiographic Method for Assessment of Pulmonary Arterial Pressure in Children with Chronic Rheumatic Mitral Value Disease. Jpn. Heart J. 17(6):727-30.
- 37. Stein, P. and A. Simon. 1976. Vectorcardiographic Diagnosis of Diaphragmatic Myocardial Infarction. Am. J. Cardiol. 38(5): 568-75.
- Strong, P. 1973. Biophysical Measurements. Tektronix, Inc., Beaverton, Oregon, 499 opp.
- 39. Talbot, S., D. Ilpatrick, A. Jonathan, and M. Raphael. 1977. QRS Voltage of the electrocardiogram and Frank vectorcardiogram in relation to ventricular volume. Br. Heart J. 39(10): 1109-13.
- 40. Talbot, S., D. Kilpatrick, and B. Weaks. 1978. Vectorcardiographic features of ventricular extrasystoles correlated with conventional scalar electrocardiographic interpretation. Br. Heart J. 40(8):883-890.
- 41. Toshima, H., Y. Koga, and N. Kimura. 1977. Correlations between electrocardiographic, vectorcardiographic, and echocardiographic findings in patients with left ventricular overload. Am. Heart J. 94(5):547-556.
- 42. Van Bemmel, J., J. Duisterhout, G. van Herpen, and L Bierwolf. 1971. Pushbutton VCG/ECG processing system. In Chr. Zywietz and B. Schneider, eds. Computer Application on ECG and VCG Analysis. North-Holland Publishing, Amsterdam.
- 43. Wartak, J. 1970. Simplified Vectorcardiography. J. B. Lippincott Company, Philadelphia, Pennsylvania. 182 pp.
- 44. Wickline, S., and J. McNamara. 1978. Vectorcardiographic Quantification of Infarct Size in Baboons. Circulation. 57(5):910-920.
- 45. Yokota, M., Y. Ishibe, K. Yamachi, H. Tanimura, and Y. Watanabe. 1977. Sex and Age Differences in Normal P-Loops in the Frank Lead Vectorcardiogram. Jpn. Heart J. 18(1):1-16.

- 46. Zoneraich, O., S. Zoneraich, J. Rhee, and D. Jordon. 1978. Artial flutter. Electrocardiographic, vectorcardiographic and echocardiographic correlation. Am. Heart J. 96(3):286-294.
  - 47. Zywietz, Chr., and B. Schneider, eds. 1971. Computer Application on ECG and VCG Analysis. North-Holland Publishing Company, Amsterdam, London. 583 pp.

## ACKNOWLEDGEMENTS

I would like to thank Dr. Curran Swift, Dr. William Brockman, Dr. David Carlson, Dr. Terry Smay, and Dr. Richard Seagrave for their encouragement and support throughout the duration of this project. I would also like to express my gratitude to Alan Luse, Mark Magrane, and Mitchell Chase for their continued interest and moral support.

# FIGURES AND ILLUSTRATIONS



All resistor values are in Kohms.

Figure 1. Frank lead network with unity gain buffers on inputs





f





- 1. Frank lead network
- 2. Instrumentation amplifier and filter
- 3. 16 channel multiplexer and A/D converter
- 4. Sawtooth generator
- 5. Cathode ray tube display
- 6. Sample/hold amplifier

- D/A converter
  Output filter
- 9. Microprocessor
  - nicioprocesse
- 10. Memory
- 11. Control panel

Figure 3. System block diagram



1. Switch with pullup resistor

2. Light emitting diode

3. Peripheral interface adapter





R1	2.2 Kohms	· R5	
R2	4.7 Kohus	-R6	
R3	1.2 Kohms	R7. R8.	1.5 Kohms
R4	1.2 Kohms	C,C1	0.1 uF

Figure 5. Instrumentation amplifier, desampling filter and DC offset adjust



1. A/D IC

# 2. Start conversion, signal hold mode

- 3. Return to sampling state
- 4. Sample-hold mode flip-flop

Figure 6. Analog-to-Digital conversion

- 5. Sample/hold amplifier
- Output offset bias control
- 7. Hold step zeroing



3. Error light

1. BCD switches (6 digits)

2. Toggle switches (5)

Figure 7. Front panel



Figure 8. Microprocessor package






Figure 10. Clock circuit



## Figure 11. D/A data latch enable









Flow chart for instructions in Figure 22.
Flow chart for instructions in Figure 21.
Figure 13. Software block diagram I.



1. Instructions of Figure 15b.

2. Instructions of Figure 17.

Figure 14. Software block diagram II

- 2. Instructions of Figure 16
- 4. Instructions of Figures 18, 19 and 20.

ADDRA	EQU	\$4400	PIA A data direction
		÷	register for A port
BCD34	EQU	\$4 000	PIA A peripheral port A
ACRA	EQU	\$4002	PIA A control register for
	1		A side
ADDRB	EQU	\$4002	PIA A peripheral port B
BCD56	EQU	\$4002	PIA A peripheral port B
ACRB	EQU	\$4003	PIA A control register for
	•	•	Biside
8 D D R A	EQU	\$ 400 5	PIA B control register for
<u>h</u>			A side
FPSWI	EQU	\$4004	PIA B peripheral port A -
			front panel
			switches and error light
BCRA	EQU	\$4007	PIÁ B control register for
			B side
BDDRB	EQU	\$40.06	PIA B data direction register
	•	•	for B side
BCD12	EQU	\$40.06	PIA B peripheral port B
BCRB	EQU	\$4007	PIA B control register for
	•	• •	B side

Figure 15a. PIA register addresses

,

74

- -

----

... ••• ••

			•
LDA	Α.	#\$00	To address data direction
		· .	register A
STA	Α	ACRA	Store D in control register A
LDA	A	#\$:00	Set data direction register to
			inputs
STA	Α	ADDRA	For peripheral port A
LDA	A	#\$04	To address peripheral port A
STA	A	ACRA	Store 4 in control register A
LDA	A	#\$00	To address data direction
			register B
STA	A	ACRB	Store 0 in control register 8
LDA	A	#\$00	Set data direction to input
STA	A ·	ADDRB	For peripheral port B
LDA	A	#\$04	To address peripheral port B
STÅ	Α	ACRB	Store 4 in control register B
LDA	A	#\$0	To address data direction reg atta
			Α
STA	A	BCRA	Store 0 in control register A
LĎA	A	#\$01	Set data direction to input
	-		except bit 0
STA	Α	BDDRA -	For peripheral port A
LDA	A	#\$07	To address peripheral porte
		•	and enable CAI on rising edge
STA	A' '	BCRA	Store 7 in control register A
LDA	A	#\$00	To address data direction
			register B
STA	Α • •	BCRB	Store 0 in control register B
LDA	A	#\$00	To set peripheral port to input
STA	A	BDDBB	Store D in data direction
	••		register R
	٨	H.S.O.4	To address peripheral port P
STA	Δ .	RCPR	Store 4 in control register B
<b>.</b>		UCRD	Sectore 4 in control regrater D

Figure 15b. Initialization instructions for PIA registers

. •		۰ ۰ ۰ ۲
STACK	EQU \$100 <u>0</u>	
•	LDX #STACK	
	TXS	Set Stack Pointer
ERROR	LDA A FPSWI	
	AND A #21111 1110	
	STA A FPSWI	
SCAN	LDA A #\$70	Initialize high byte of
		subroutine pointer to
	STÁ A SWITCH	High byte of location of
		subroutines
	JSR LITEOF	Jump to LITEOF
LITEOF	LDA A FPSWI	Load accumulator with
	0.84 4 #¥0.000 0001	cat bit O bick attac bits
	UKA A #20000 0001	unchanged
	STA A FPSWI	Write into peripheral register,
	AND A #%0011 1110	Force bits 7, 6 and 0 too, keeping toggle status
	ASLA	Multiply by 2
	STA A SWITCH + 1	Use toggle setting as low byte of subroutine
	LDX SWITCH	Place subroutine address in x register
· · ·	RTS	
	JSR-STRXY	Handle stored x lead vs y lead
	RTS	

Figure 16a. Specific response to front panel settings

76

-----

STRXY	LDA A #DAHLO	Place low byte of address of
	·	horizontal
		D/A in accumulator
	STA A HMUX + 1	Store it in low byte of
•		horizontal
	· ·	multiplexer address
•	LDA A #DAVLO	Place low byte of address of vertical
	_	
· .		DIA in accumulator
	SIA A VMUX + 1	Store in low byte of vertical
	•	multiplexer address
•	LDA A #\$00	X lead data are the first
		stored in lead data
	STA A OFST2	Array so its offset = 0
•	LDA A #\$01	Y lead data are stored 1 byte
•		below X data
	STA A OFST3	So ite ôffeat ie 1
	DTC	So its priset is t
	r ( )	
		,

Figure 16b. Specific response to front panel settings, continued

	-	
	JSR SETMUX	Latch addresses into
	е. К. С.	multiplexers
. ·	LDA A FPSWI	Bring front-panel switch
		settings
•	• •	into multiplexer
	ASR A	Shift real-time/stored bit
	ASR A	into carry bit
	BCS SCAN	If real-time is selected.
	· · · · ·	return to scan routine
SETMUX	LDA A #VHI	Place high order byte of
	•	address of vertical multi-
	•	plexer in accumulator
	STA A VMUX	Store in high order byte
		of channel address
•	LDA A #HHI	Same for horizontal drive
•	STA A HMUX	multiplexer
	LDA A VMUX	Place channel addresses on
	LDA A HMUX	address bus, thereby
	-	selecting channels

Ņ

Figure 17. General response to front panel settings

		. 79		
	JSR GBCDS	· .	Get values of BCD switches	1
	LDA A START	+ 2	Place value from switch 3	
			into accumulator	
· ·	PSH A		Then onto stack	·
	LDA A START	+ 1	Same for switch 2	
	PSH A		• *	
	LDA A START	~	Same for switch 1	
	PSH A			
	JSR BCDTHX	•	Convert the three digits	
			to 16 bits	
	PUL A		Of binary	
	STA A BSTRT	+ 1	Pull the binary value	
·	PUL A		off the stack	
	STA A BSTRT		And store	
GBCDS	LDA A BCD12	•	Read the peripheral port	
			connected to	
	COM A		the first two BCD switches,	
	CLR B		complementing the data	
	ASL A		Clear the B accumulator	
	ROL B	•	shift the highest order bit	:
	,		into the	
	ASL A		Carry and then to low end	
•	ROL B		Of B accumulator, 4 times	_
•	ASL A		Which puts switch 1 into the	B
	ROLB		Accumulator	
	ASL A			•
	ROL B			
	STA B START		Store the value of switch 1	
•	LSR A		Bring the value of switch 2	÷
	LSR A	. ,	Back to low-order half of	
. •	LSR A	÷ •	Accumulator A	
	LS'R A			
	STA A START	41	Store value of switch Z	
	•			
	• ,		vo the same for remaining 4	•
	•		SWITCHES	
	K12			•

Figure 18. Stored data range determination . . .

2

...

.

Place low-order byte of address on lead LDA A #TABLO data storage table onto stack PSH A LDA A #TABHI Same for high-order byte PSH A Place low-order byte of address of LDA A BSTRT+1 PSH A Begin point within table onto stack LDA A BSTRT Same for high-order byte PSH. A LDA A #3 Place number of different interleaved P SH A Values in table onto stack Place O-based index of interleaved value LDA A OFSTZ PSH A Within table onto stack JSR INTAB Retrieve location of addressed datum PUL A Pull high-order byte of address off stack STA A OUTV Store in high-order byte of address .` PUL A Same for low-order byte STA A OUTV+1 Having located data for vertical display ADD A OFST3 Add offset to get location of data for STA A OUTH+1 Horizontal display LDA A OUTV Propagating carry ADC A #O if any STA A OUTV •

Followed by same for endpoint of range

Figure 19a. Determination of absolute address of stored data

TNTAB	PUL A	Pull high-order byte of return
••••	STA A RETHI	address from stack and store
	PUL A	Same for low-order byte
	STÁ A RETLO	
	PULA	Pull index into interleaved
	STA A COL	layers from stack and store
	PUL A	Pull number of layers inter-
	STA A NCOLS	leaved off stack and store
	PUL A	Pull index within layer off
	STA A ROW	stack and store high-order byte
	PULA	Same for low-order byte
	STA A ROW+1	Pull
	PUL A	starting address of table off
• •	STA A TENPI	stack and store high-order byte
	PULA	same for low-order byte
··· ·	STA A TEMPI+1	Load index
	LDX ROW	register with index within laver
<b>*</b>	BEQ ADDEST	If it is zero, just add offset
		to table address
ADNCOL	LDA A TEMPI+1	Take starting address,
	ADD A NCOLS	add number of lavers to it '
		as many times as the
	STA A TEMPI+1	index into the individual laver
	LDA A TEMPI	
		· .
	STA A TEMPI	
	DEX	
	BNE ADNCOL	· · · ·
AD OF ST	IDA A COL	Then add the offset
	ADD A TEMPT+1	
	PSH A	Push resulting address on stark
		rush reșuccing duoreșș dh statk
		Propagate carry into high-order
		hyte and puch it on stack
	INA A PETIA	Pring back the nature
		addraes onto stark
		and then enturn
		ang then return
	r 9 N N	•

Figure 19b. Determination of absolute address stored data

RTS

OUTPUT

LDX OUTV

LDA A ZEROZX STA A VERT LDX OUTH LDA A ZERO,X S'TA A HORIZ LDA A OUTHI+1 ADD A #\$3 STA A OUTH+1 LDA À OUTH AD'C Á #O STA A OUTH LDA A OUTV+1 ADD A #\$3 STA A OUTV+1 LDA A OUTV ADC A #O ŠTA A OUTV LDA A LOUTV . LDA B LOUTV+1 LDX OUTV JSR CMP16 BGE OUTPUT RTS

Load X with the location of data to be converted Load accumulator with data to be converted Write these data to vertical D/A converter Same for horizontal output data Load accumulator with low-order

byte of Address of horizontal datum, add 3 to address to get address of next horizontal datum to be converted Propagate carry and store Same for vertical

・行ないという しんしょう

÷

Load A, B and X with addresses of end of range and current value within range Call 16 bit compare If endpoint is equal or higher than current pointer, keep converting else return

Figure 20. Output routine

NMI	CLI	Clear interrupt mäsk for EOC to interrupt
	LDX #TABLE2	Load X with pointer to ECG data
	STX TABPTR	Store beginning of table
• •		in table pointer 👘 👘 👘
GETX	LDA A XLEADV	Read to A/D makes S/H hold
	STA A XLEADV	Write to A/D initiates
	•	conversion
`	- LDA A #1	Turn waiting for conversion
	STA A DATAWT	flag on and store
WAIT1	L'DA A DATANT	When waiting flag reset to zero
	BNE WAIT1	Data have been loaded
•	LDX TABPTR	Increment pointer to location
	INX	For next datum
	STX TABPTR	·

Same for Y+Z

	Åfter	datum from Z lead stored
LDX	#TABPTR	Load X with current pointer
		into data table
LDA	A #TABFHI	Load A, B, with address of end
LDA	B #TABFLÒ	of table
JSR	CMP 1.6	Compare
BGE	GETX	Until current pointer exceeds
SEI		
RTI		Endpoint. Continue to convert
		Else return

Figure 21. Gathering of ECG lead data

.

₩GATHERING_	VIA NMI
NMI CLT	CONTRACTOR LCLEAR, INTERRUPT, MSK SD EDCS
LDY	#TABLE2 TABLE POINTER IN X INIT TO
<b>ら</b> すX	TABPTR
GETX ĹDA	A -XLEADV READ TO A/D MAKES S/H HOLD
STA .	A XLEADY WRITE TO A/D INITIATES CONVER
* INTERRUPT	HANDLER LOADS DATA. RESETS WALT FLAG
LOΛ.	A NI SET
	A DATAWT WAITING FOR DAT AFLAG
WATTE LDA	A DATAWT
8 NE	WAIT1
*DATA MŮŠŤ	HAVE BEEN LUADED FO REACH HERE
ĹĎX	TABOTR SO INCREMENT POINTER INTO
INX	TABLE
ŠTX	TABPTR
ĒĎĂ	A YLEADY SET A/C ADDRESS TO Y LEAD TEL
Š TA	A YLEADY WRITE TO A.D. TO INITIATE CONV
*INTERRUPT	HANDLER LOADS DATA RESETS WAIT FLAG
LDA	A #1
STA	A DĀTAVT

Figure 22. Storage of converted data

## APPENDIX: COMPUTER PROGRAM

.

•

.

5

٠.

.

(MOTOROLA M68SAM CROSS-ASSEMBLER)

(M68SAM IS THE PROPERTY OF MOTOROLA SPD. INC.)

(COPYRIGHT 1974 BY MOTOROLA INC.)

(RELEASE 1.1)

00001	<b>7</b> 0 <b>0</b> 0				VECT \$7000
00003	7000	BD	7200	JSR PTS	ERRDR
00005	70.04	BD 20	7200	JSR JSR	ERROR
	7006	BD	7200	JSR BTC	ERRDR
00009	70.00	BD	7200	JSR	ERROR
	7010	99 90	71 E C	JSR	STRXY
00012	7015	BD	717F	JSR	RELXY
00014	7017	BD	7188		STRDX
00017	7018 701C	BD	7164		REALX
00018	7016	BD	7108		STRYZ
	7024	39	7176		RELYZ
00022	7028	59 60	71.44		STRDY
00025	7020	BD	715B		REALY
	7026	BĐ	72.00		ERROR
00029	7034	59 50	7200	JSR	ERROR
	7038	BD	7200	JSR	ERRDR
00033	7030	57 50	7200		ERRDR
00035	7040	BD	71CA		STRXZ
	7045	59 B D	7160		RELXZ
00039	7048	59 80	7199		STR DZ
00040	7046	80	7152		REALZ
DD043	7050	BD	720D	JSR JSR	ERROR
	7054	8 D 3 0	7200	JSR BTS	ERROR
00047	7055	BD	7200	JSR	ERROR

00048 00049 00050 00052 00052 00053	705B 705C 705F 7060 7063 7064 7067	3090909	7200 7200 7200		RTS JSR JSR JSR JSR JSR RTS	ERROR Error Error
00055 00057 00058 00058 00059 00059	7068 7068 706C 706F 7070 7073	109090909090	7200 7200 7200	·	JSR RTS JSR RTS JSR RTS	ERROR ERROR ERROR
00061 00062 00063 00064 00065 00065 00066 00067	70 74 70 77 70 78 70 78 70 76 70 76 70 7F	80 80 80 80 80 80 80 80 80 80 80 80 80 8	7200 7200 7200	ACRA	JSR RTS JSR JSR JSR JSR EQU	ERROR ERROR ERROR 54001
0000697 0000697 0000772 0000772 000077345 000077345 0000775 0000775 0000885 0000885 0000889 0000885 0000889 0000975 0000885 000099 0000099 000099 000099 000099 000099 000099 000099 000099 00000 00000 00000 00000 00000 00000 0000	-	1444444455566660000000000000000000000000	102357463699364F46020046238C93693	ACDDRAADADV HHH ACCORRABAADVV HHH ACCORRADDRAADADKI246EI VZRXLLEEACWI246EI VZRXLLEEACWI246EI VZLALEEACWI246EI VZLALEEACWI246EI VZLASTACOBLO AVTTASTALOO VZLO	nemenenenenen en menenenenenen en menenenen	34400023 54400023 544000069 555000000000000000000000000000000

.

\*HOLDS LO BYTE OF ADDRESS TO \*HOLDS LO BYTE OF ADDRESS TO \*D/A CONVERTER FOR HIGRIZ \*D/A CONVERTER FOR VERT \*HOLDS OFFSET INTO LEAD DATA \*D/A \*LO BYTE OF ADDRESS OF RAMP \*LO BYTE OF ADDRESS OF X (VER SAME Y \*SAME Z \*SAME X HORIZ

\_

-

Ŧ

ĥ

.

.

٠

.

.

00100 00101 00102 00103 00104 00105 00105 00106 00107 00108 00108			)6 )08 )00 50 )07 )07 )07 )07 )07 )07 )07 )07 )07 )0	HYLD HZLD DAVLD VHI HHI BFST3 SWITCH BSTART BSTDP START	нананалалан 660660666060 6606606060 6606606060 660660		\$06 \$08 \$00 \$50 \$60 \$0009 \$0009 \$00004 \$00004 \$0000E \$0000E \$0000E	⇔D/A ⇔HOLDS OFFSET INTO LEAD D'ATA
00110 00111 00112 00113 00114 00115 00116 00117 00118 00118 00119 00120		004 010 000 000 000 000 000 000 000 000	13 10 10 10 10 10 10 10 10 10 10 10 10 10	STOP TABLE2 TABLO TABHI RETLO COL NCOL S ROW TABST TFMP1 LOUTV	алалаланананан Собеобобо Соссерение Соссере		\$0013 \$0100 \$00 \$01 \$0016 \$0016 \$0018 \$0018 \$0018 \$0018 \$0018	LO BYTE DE ADDRESS DE LEAD DA HI SAME TABLE INTERFACE ROUTINE. HOLDS # CLOLS HOLDS ROW # 2 BYTES
00121 00122 00123 00124 00125 00125 00126 00127 00128 00128 00128 00128 001230 00131 00131 00133			13578948CDC7E	TABPTR DUTV DUTH RETH RETL BCD3 BCD1 BIN2 TABFLD DATAWT	нанананананананан 2000.000.00000000000000000000000000000		\$0021 \$0023 \$0025 \$0027 \$0028 \$00028 \$000028 \$00028 \$00028 \$00028 \$00028 \$00028 \$00028 \$00028 \$00028 \$00028 \$00008 \$00008 \$00008 \$00008 \$00008 \$00008 \$00008 \$00008 \$00008 \$00008 \$0008 \$0008 \$0008 \$0008 \$0008 \$00008 \$000	
00134 00135 00137 00137 00137 00137 00141 00142 00144 00144 001445 001445 001445 001445 001451	7082 7085 7085 70885 70885 70885 70981 70998 70998 70998 70998 70983	0 888888888888888888888888888888888888	00 4001 00 4000 4000 4000 4000 4000 400	¢INIT ≉RESET RESET	VECTO LDA A SLDA	R	PDINTS_HI     ##D000000     ACRA     #20000001     ACRA     #2000001     ACRA     #2000001     ACRA     #2000001     ACRB     #2000001     ACRB     #2000001     ACRB     #2000001     ACRB     #2000001     ACRB     #20000001     ACRB     #20000001     ACRB     #20000001     ACRB     #20000001	IERE DO PATTERN FOR SET DATA DIRE INTO CONTROL REGISTER OO PATTERN FOR ALL INPUTS INTO DTAA DIRECTION REGISTER OO PATTERN FOR LOOK AT DATA INTO CONTROL RESGISTER OO 00 00

.

00152 00153 00154 00155 00155 00155 00157 00158 00169 00160 00162	70A5 70A8 70A0 70A0 70B2 70B2 70B4 70B7 70B9 70B9 70B8	876767676755	4004 07 4095 00 4007 00 4007 4006 04 04 05 FE			STAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA				NR4       NR4	оо оо оо оо ск	11: 00( 00( 10(	1 0 0 0 5 F	T. 9	5 T A	СК	P	C <b>J</b> .;	NTE	R					
00163 00164 00165	70 CO	7É	0000	≑FPS ≠ ľ	WIT NISP	CHE	S 'i No	RE RE	LE F	20 25	FR	0N.	T I	PAN	EL	A	NÐ	L	рок	S	IN	Ŧ	48L	EF	:D
00166 00167 00168	70 C3 70 C5 70 C7	86 97 80	70 0A 71 F D	SCAÑ	1		A		S \\ I	70 1 T C 1 E C	:H 1F	; 	¢T/ RE/	ABL Ad	Ē	HD IGG	L D L E	IN( 5+	5 J LE	МР АV	A I N	) D F	RES SUB	S E S A D	D
00169 00170 00171	70 C A 70 C B 70 C D	D A A D 2 9	00 F4	÷C #1				ž S		R B. A N	.Х ғалі	יוח	<b>c</b> 0	۱. الا	41 (	Ч	٢F	т٩		: Δ	וחם	2 F 4	5 5	RYT	Ē
00173	70.CF	BD	7188	÷IN7	 	Ĵ Ĵ UXE	5		S E	ĪMi	ĴŶ.		5.E	тŜ	нĭ	B	Ϋ́Ť	ÉĨ	ŌĒ	้หมิ	X	AD C	ĎŔE	ŠŚ	P
00175	70 D2 70 D5	86	4004				A A	F	÷ P :	5 14 3	l		G E ' R D	TA 1	ro G re	GL RE	E S A L	15	TOR	.EÐ	1	N T (	) <b>c</b>	ARR	Ŷ
00178 00179 00180	7006 7007 7009 7000	47 25 30 96	EA 7217 12			ASK BCS JSP LDA	A		E B C T	AN DDS AR T	5 1+2	1		RI SE USI	EAL GD J B	T C C D	IM ET S	E Š ₩ I	GD TAR TCH	G T • 8	ET S YT		RDN PF	T P Rom TC	РД Г
00181	70 DE 70 DF	36	11					5	5T/	ARI	1+1		5 H. C		VE R	T	ST	AR	T						
00184	70 E2 70 E4	96 36	10					5	5 T /	ARI	ſ														
00186	70 F5 70 F8	8D 32	7257			JŠŘ PUL	<b>.</b> A	E	3 <b>C</b> I	DTF	łX.		e R. Pui	A N ( L L	СН 3 Т	TO NA	R Y		VER	LT IES	<u>ר מי</u> ג	UTI	INE ST	ACK	ί.
00188	70E9 70E8	97	00					f	35	TRI	[.+1														
00190	70 EC 70 EE	97	0C 15						55 5 T I		+2		ΡU	SH	51	'DP	B	ĊĎ	V A	LU	ES	۱۵	NTO	S 1	A
00193	70 F1 70 F3	96 36	14				A	5	57(	]γP +	1														•
00195	70 F4 70 F6	96 36	13			LDA PSH	A A		5 T (	<b>₽</b>						_	÷	_			_		•		
00197 00198	70 F7 70 FA	B D 3 2	7257			ូ ភ្លូន ខ្លួម	À À	E	3Cl	D TH	HX		C D	NVI	ER 1	r s	10	Ρ	V A Ļ	_UE					
00199	70 FB 70 FD	97 32	OF			PUI PUI	<b>A</b>	Ē	35	r OF T Ö C	·+1 `														
00202	70 FE	97 CE	0E 000C	•16	8 I 1	514 1 C C 1 D )	NP (	A <u>R</u> ë	5.)   	DF STF	₹ E T	το	Þ	WI	TH	SB	ŜŦ	R	τB	CH	¢€C	ĸ	тна	TE	35

00204 00205 00206 ****E 00207 00208 00207 00208 00210 00211 00212 00213 00214 00215	7103 7105 7107 7107 7108 7108 7106 7106 7106 7111 7112 7114 7115 7117	908080666666666666666666666666666666666	0E 0F 72AB ERRI 01 00 01 0D 0C	AC	LDAAB BLOAR TAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA	BSTOP BSTOP+1 CMPI6 ERROR #TABLO #TABHI BSTRT+1 BSTRT	IF STOP . START THEN TURN ERROR LIGHT ON AND SCAN ELSE CONMPUTE ABSOLUTE ADDRES FIRST STORED DATUM. CORRESPON TO START VALUE FROM FRONT PAN
00216 00217 00218	71 18 71 18 71 18	86 36 96	08		PSH A LDA A	# > 0FST2	FOR VERTICAL OUTPUT
00219	71 10 71 1E	36 80	728C		PSH A JSR	INTAB	
00222	7121 7122 7124	97 97	23		STA A PULA	OUTV	
00224 00225 00226 00227 00227 00228	7125 7127 7129 7128 7120	97 98 97 98 97 89	24 09 26 23 00		STA A ADD A STA A LDA A ADC A	0UTV+1 0FST3 0UTH+1 0UTV #0_	COMPUTE ABSOLUTE ADDRESS For Horizontal Output
00229	71 2F 71 31 71 32	97	25 00			UUTH #TABLD	COMPUTE ABSOLUTE ADDRESS OF
D0232 00233	7134	86 36	01		LDA A PSH A	#TABHI	CORRESPENDING TO BCD STOP VAL
00234	71 37 71 39	96 36	Q F		LDA A PSH A	-BSTOP+1	
00236	713A 713C	96 36	0E		LDA A PSH A	BSTOP	
00238	71 3D 71 3F	86	03		LDA A PSH A	#3	
00240	7140	96 36	80		PSH A		
00242	7143	32	1280		PUL A	TNEAR	
00244	7147	32	16		PUL A		
00245	7140 7140 714F	BD 7F	72 E8		JSR JNP		
00249	7152	86	09	⇔SET UI REALZ	P NUXES	FOR REAL	TIME DATA NLOW BYTEE
00251	7154	97 86	05 09		STA A	HMUX+1 #VZLO	INTO LO BYTE FOR MUX NHORIZE
00253 00254	7158 7154	97 39	07		STA A RTS	VMŪXŦ1	FOR VERTICAL MUX

-----

a.

•

00260 7164 86 09 REALX LDA A #RMPLO LO BYTE OF RAMP ADDR1 00261 7166 97 05 5TA A HMUX+1 FOR HDR1Z MUX 00262 7168 86 03 100 A HVX1D 10 RVTE OF X LEAD	555
00263 7166 97 07 STA A VHUX+1 FOR VERT HUX 00264 7166 39 RTS	
00265 7160 86 08 RELXZ LOA A #HZLO LD BYTE DF Z LEAD 00266 716F 97 05 STA A HMUX+1 FOR HORIZ MUX 90267 7171 86 03 LDA A #HXLO LG BYTE DF X LEAD 0268 7173 97 07 STA A VMUX+1 FOR VERT MUX 00269 7175 39 RTS	
00270 7176 96 08 RELYZ LDĂ A #HZLD LD BYTE OF Z LEAD 00271 7178 97 05 STA A HMUX+1 FOR HORIZ MUX 00272 717A 66 06 LDA A #VYLO LD BYTE OF Y LEAD 00273 717C 97 07 STA A VMUX+1 FOR VERT MUX 00273 717C 97 07 PTS	
00275 717F 86 06 RELXY LOA A #HYLD LD BYTE OF Y LEAD 00276 7181 97 05 5TA A HMUX+1 FOR HORIZ MUX 00277 7183 86 03 LDA A #VXLD LB BYTE OF X LEAD 00278 7185 97 07 5TA A VMUX+1 FOR VERT MUX 00279 7187 39 RIS	
DOZED SET UP HI BYTE DF MUX ADDRESSES	
00282 7188 86 50 SETMUX LDA A #VHI ⇒HÌGHT BYTE DF ADDRES 00283 718A 97 06 STA A VMUX STORED IN ADDRESS 00284 718C 86 60 LDA A #HHI HI BYTE DF ADDRESS DI 00285 718E 97 04 STA A HMUX STORED IN ADDRESS 00285 718E 97 04 STA A HMUX STORED IN ADDRESS	SS OF VER F Horiz M
#PROCEDURE TO LATCH ADDRESS INTO MOX     00286   7190 DE 06     00288   7192 A7 00     00289   7194 DE 04     00290   7196 A7 00     00291   7196 A7     00291   7196 A7     00291   7196 A7     00291   7196 A7     00290   7196 A7     00290   7196 A7     00291   7198 39	
00292 + SET UP MUXES FOR DISPLAY OF STORED DATA NU 00293 7199 86 09 STRDZ 104 4 #RMPLO GET 10 BYTE OF MUX II	O BYTEF NPUT TIES
00294 7198 97 05 00295 7190 86 0C 00295 7190 86 0C 00296 719F 97 07 STA A VMUX+1 00296 719F 97 07 STA A VMUX+1	NPUT TIED
00299771A1 88 02 0029871A3 97 08 0029971A5 86 98 0029971A5 86 98 0030071A7 97 09 STA A DEST3 SET DEESET3 INTO SOT	DRED LEAD RED LEAD
00302 7144 86 09 STRDY LDA A #RHPLO GET LD BYTE OF MUX I	NPUT TIEC
00304 71AC 97 05 STA A HMUX+L 00304 71AE 86 0C LDA A HDAVLD GET LOW BYTE OF MUX	INPUT TIE
00305 /180 97 07 STA A VMUX*1 00306 7182 86 01 LDA A #\$1 SET DFFSET2 INTO SOT	RED LEAD

91<sup>.</sup>

-

4

- -

00307 00308 00309	7184 7186 7188	97 86 97	08 99 09	·	STA A LDA A STA A	DFST2 #\$99 DFST3	MU Set	MINUS I OFFSET 3 INTO STORED L'EAD	
00311 00312 00313 00314	7188 7180 7180 7187 7187 7161	97 86 97 86 97	09 05 0C 07	STRDX	LDA A STA A LDA A STA A	#RMPL0 HMUX+1 #DAVL0 VMUX+1		۰ ۲	
00315 00316 00317	71 C3 71 C5 71 C7	86 97 97	00 08 09		LDA A STA A STA A	#\$0 DFST2 DFST3	SET SET	OFFSET2 INTO STORED DATA OFFSET 3 INTO STORED DATA	
00319 00320 00321 00322	71 CA 71 CA 71 CC 71 CE 71 D0	29 86 97 86 97	0C 05 0C 07	STRXZ	LDA A STA A LDA A STA A	#DAHL0 HMUX+1 #DAVL0 VMUX+1		· · · ·	
00323	71 D2 71 D4	86 97	00 08		LDA A STA A	#50 DFST2	SET	OFFSET 2 INDT STORED DATA	
00325	71 D6 71 D8	<b>8</b> 6 97	02		LDA A STA A	#\$2 DFST3	SET	DEFSET 3 INTO STOERED DAT	
00327 00328 00329 00330 00331	71 DA 71 DB 71 DD 71 DF 71 E1	39 86 97 86 97	0C 05 0C 07	STRY7	RTS LDA A STA A LDA A STA A	#DAHLD #DAVLD #DAVLD #DAVLD			92
00332	71 E3 71 E5	86 97	01		STA A	DFST2	SET	OFFSET 2 INTO STORED DATA	
00334	71 E7 71 E9	86 97	01 09		LDA A STA A	#\$1 DFST3	SET	DFFSET3 INTO STORED DATA	
00336 00337 00338 00339	71 EB 71 EC 71 EE 71 FO	39 86 97 86	0C 05 0C	STRXY	RTS LDA A STA A LDA A	#DAHLD HMUX+1 #DAVLD			
00341	71 F4 71 F6	86 97	00		LDA A STA A	#\$0 DFST2	SE₹	GEFSET 2 INTO STRED DATA	
00343	71 F8 71 FA	8.6 97	01		STA A	DFST3	SET	OFFSET 3 INTO STORED DATA	
00345 00346 00347 00348 00349	71 FC 71 FD 72 OD 72 O2 72 O5	39 56 84 87 84	4004 01 4004 3E	LITEOF	LDA A ORA A STA A AND A	FPSW1 #%0000000 FPSW1 #%001}111	) <b>1</b> .0	UNLY TREAT 32 CASES	
00350	7207 7208	48 97	08		ASL A STA A	SWITCH+1	·		
00352	720A	DE	0A	≉LBCAT!	LON OF	JMP ADDRES SWITCH	• S T/ ⇒ X	CONTAINS ADDRESS OF SUBRD	
00354 00355 00356 00357 00357	7200 7200 7210 7212 7215	39 864 87 08	4004 FE 4004	ERROR	RTS LDA A AND A STA A SEV	FP SW1 #\$111111 FP SW1	10		

,

•

.

. -- -- -

.

00359	7216	39		¢GET B	RTS CD S	4 T T	CHES	
00361	7217	86 43	4006	GBCDS	LDA	Ā	BCD12	GET 2 DIGITS OF START ADDRESS
00363	721B	5 F			ČLR	<u>B</u>		CLEAR B ACCUMULATOR
00365	721D	59			ROL	<b>B</b>	•	WHILE DIGIT 1 MOVES INTO LD
00367	721F	59			ROL	А В		NICOLE UP O
00368	7220	48 59			RDL	B B		
00370	7222	48			ASL RDI	A B		
00372	7224	Ď7	10		STA	B	START	STORE HIGHEST DIGIT OF START
00374	72 27	44			LSR	Â		MOVE DIGIT 2 TO LO NIBBLE DF
00376	72,29	44			LSR	A A		
00377	722A 722C	97 86	11 4000		STA LDA	A A	STARI+1 BCD34	GET 2 DIGITS LAST OF START AN
00379	722F	43 5 F	•		<u>C</u> DM C L R	A B		HIGHEST DE STOP
00381	7231	48			ASL	Ã		ROTATE LAST START DIGIT
00383	7233	48			ASL	Å		
00385	72 35	59 48			ASL	P A		
00386	7237	59 48			ASL	Ă		
00388	7238	59 07	12		R B L S T A	8 8	START+2	STORE LAST START DIGIT
00390 00391	7238 7230	44 44			LSR	Ά Δ		MOVE FIRST STOP DIGIT TO LO NIBBLE OF A
00392	7230 7230	44			LSR	Ä		
00394	723F	97	13		ŠTA	Ã	STOP	STORE FIRST STOP DIGIT
00396	7241	43	4002		CDM	Â	80030	GET & LUWER DIGATS OF STOP
00397	7245	5F 48			ELR ASL	B A		ROTATE HIDDLE DIGIT INTO
00399	7247	59 48			ROL Asl	B		LO NJBBLE OF B
00401	7249	59			ROL	B		
00403	7248	59			ŔŎĹ	B		
00405	7240	59	• •		ROL	B		
00406	724E 7250	D7 44	14		LSR	e A	ST0P+1	ROTATE LO DIGLE DE STOP
00408	7251	44			L SR L SR	A		INTO LO NIBBLE OF A
00410	7253	44			E S R	Ä		

						2		
00411	7254	97	15		STA A	STOP+2	STORE LAST DIGIT OF STOP	
00412	7256	39		⇔BCD T	NIS D HEX	DEPENDS	UPEN DIGITS STORED IN INDIVIDU	
00414	7257 7258	32 97	27	всотнх	PUL A STA A	RETH		
00416	725A	3.2	28	•		RETI		
00418	7250	32	10		PULA	200	PULL RETURN ADDRESS DEF STACK	
00419	725E	97	29		STA A Pin A	BCD3	STARE IN BOD I DIGIT PER BYTE	
00421	7261	97	2 A S		STA A	BCD 2	STORE IN DOD 2 Prote Pro Dive	
00422	7264	97 97	<b>2</b> 8		STA A	BCDI	· · · ·	
00424	7266	75	0020			BINI	STORE O IN RESULT AREA	
00426	7260	9.6	29	BETA	ĽĎÃ A	BCD 3		
00427	726E 7270	27 4 A	11 .		BEQ DEC A	ALPHA	1F ZERU GD ID 10%5 DECREMENT # OF 100%5	
00429	7271	97	29		STA A	BÇD3		
00431	7275	8 B	64		ADD A	NICO	ADD IN 100	
00432	7277	97	2D			BIN2 BINT	UPDATE BIN 2 Get binary High byte	
00434	727B	89	อ็อั		ADC A	HO	PROPAGATE CZRRY	9
00435	7270	97	2C E8		STA A BRA	BINI BÉTA	REPEAT ADDING 100%S	+-
00437	7281	96	ZĂ	ALPHA	LOA A	BCD2	GET # OF 10%S LEFT TO ADD IN	
00438	7285	27 4A	11		DECA	Бампа	REDUCE # OF 10%S LEFT TO GO	
00440	7285	97	24		STA A	BCD2	VPDATE # OF 10%S LEFT TO GO	
00441	728A	88	ÕÅ –		ADD A	#10	INCREASE IT BY 10	
00443	72 8C	97	20			BIN2 BIN1	UPDATE LO BYTE OF BINARY Get High byte de Binary	
00445	7290	89	ōŏ		ĂŬĈ Â	#0	PROPAGATE CARRY	
00446	7292	97 20	ZC EB		SIA A BRA	ALPHA	REPEATE ADDING 100%S	
00448	7296	96	ŽB	GAMMA	LDA A	BCDI		
00449	7298 7298	97	20		STA A	BIN2	UPDATE LO BYTE OF BINARY	
00451	729C	26	2C			BIN1	GET HIGH BYTE OF BINARY PROPAGATE CARRY	
00453	72.40	36	00		PSWA		PUSH HIGH BYTE ONTO STACK	
00454	72 A1 72 A3	96 36	20		PSH A	BINZ	PUSH LO BYTE DATO STACK	
00456	7244	36	<b>2</b> 8			RETL	RETURN LO BYTE OF RETURN ADDR	
00458	72 47	96	27		LDA A	RETH	RETURN HI BYTE OF RETUYAN ADD	
00459	72 49	36			PSH A RTS		TU STACK RETURN	-
00461	72 A <b>8</b> 72 4 <b>0</b>	36 E1	01	CMP16	PSH A CMP B	#1 <b>.</b> X	COMPARES A LIB WITH X	

-----

00463	72 AE 72 BO	A2	00 08				SBC BNE	. /	l	#0 0 U	h,																
00465	7282 7283 7285 7287	U / E1 27 84	01 02 FB	E	n				: 	#1 EQ #%	•X	11	01	1													÷
00409	72 BA	32		ប៊័	ΰT		PUL	A	•			•						•									
00472	1 C D U			≎ ⇔		PUT	ËS	AB	<u>5</u> 0	ιU	ΤE	A	DR	ES	S:S	06	- 1	BY	٦E	Ι	N	TA	ΒL	E			
00474 00475 00476 00477				* * * * *		BER NU AB		R D D F		UM I SS AC	N S ND G K	U EX F TN	FO IN FAB OR		VI R			RC E H TE	AR 2 1. D	DI BY L	DG TE O	RA S	РĦ	•	= 2	55	
00478	72BC 72BD	32 97	30	I	NTA	В	PUL	A		RE	TH	1		G	ΞŦ	RE	5 T (	UR	Ń	VA	LU	E	FR	DH	ST	ACT	<b>(</b>
00480	72 BF	32 97	16				PUL			RF	TI	Ω		ĤÌ	Gł	1 1	[អ]	EN	L	٥	BY	T E	S		۰		
00482	72 62	32	,7				PUL	A	 	сп		-		GF	: <b>7</b>	٩D	F	SE	т	.1 E	c	ni.	#				
00484	7205	32	10				PUL	4		с ~ м С	л.н. Г.П.Н.	ç			••	0,			•		-						
00486	72 68	32	10				PUL	Ą		о п	יטיב ועו	5															
00486	72 CB	32	19				PUL	Ă	r; 1		1 <b>FR</b> 5 1. f - A	•		ri	<b>.</b>	TA		<b>-</b> v	,	N1 7	'n	TA	01	E 1	וסר	LLE	
00490	72CC 72CE	32	,I A				PUL		Ì	к L	1W +	- 1		66	: ! 	1.	νų:		L	1N L.	.U 				9RL		
00491	72 CF 72 D1	97 32	ID				PUL	, A , A	L L	٦E	MP	ł		61	:	1.	A B I	Lt	5	1 4	K I	1 14	6	LUI	<b>A</b> I	[ UI	¥
00493 00494	7202	97	1E	*	INI	TIA	STA	E A	AB	TES	MP	1+: DR (	l E S S	ł		TH B)	1E) / T	N E	L0 T0	B T	YT AB	5 15	A	DÓI	٩ES	s	_
00495	7204	DE	19 0F			-	LĎÝ	()		RU	IW DF	ST			NI 1 C F		L.		e Va	C D L S		TE: ER	R 11	59	<b>२</b> Я 5 Т	UW: Adi	5 5 6
00497	72.08	96	ĨĔ	Δ.	DNC	۵L	LDĂ		L .	ΤĒ	MP	Ĩ÷	i	) A r	E	ĨĨ	.0 n	Ē	ŶĨ	Ē	DF	Å	B S C n	AI NF	DA	E Ś	S Ι ΕΔΟ
00499	7200	97	įĔ				STA		i	ÏĚ	MP	Ĩ+	1	-ί	ĴĚI	DÄ	ΤĔ	ίL	Ď	BY	TE	Ĩ0	Ē	ÄÐ.	s' Ā	DD	RES
00501	<u>72 E 0</u>	70 89	00				ADC		L .	ŧ		4		PI	Q	P A Q	A	ΤĘ	ç	ĄŖ	ŖY	• •		n r			= c c
00502	72 62	9.7	10				DEX	C A	L	16	MP	1		R	D			RŪ	WS	1	ច្រី	GŪ	ຼີເ	<u>ה</u> חנים מיזי	u TT	R	<b>53</b> 3
00504	72 E5 72 E7	26	F1 17	A	DŪF	SΤ	BNE	4		AD C C	) N'C }L	QL		I I A (	- 1 0 (	101	ξE F	R SE	UW T	<u>ې</u>	10	G	0°•		101	, R1	a C K
00506	72 E9 72 EB	9B 36	ĴĒ		•		ADE			TE	MP	1+	1	P	10 151	<u>ا</u> ل ۲	]   ] N	BY To	TE S	TA	IF .CK	AB	S	ADI	), R-E	55	
00509 00509	72 ĒČ 72 FE	96 89	1 D				LDA	ł	i	TE #C	MP 1	1		P		GA ( H (	TE DN	та	AŘ S	RY TA	CK						
00510	72 50	36	16				PSH			RÉ	1	A			-	-		-	-	-							
00512	72 F3	86	30				<b>PŠ</b> Í	į		<b>D</b>	тн			GI	T	8/	4 C	ĸ	ŔE	τu	RN	A	DD	RÉ	5.5	ON.	TO
00514	72F6	36	່ງບ				PSF	ìź	i	ካሩ		•															

00515	72F7	39		RTS
00516				#SUTAKI DUTPUT DATA #INCREMENT PRINTERS INTO TABLE
00518				#COMPARE POINTER FOR VERTICAL TO OUTV
00519				ALAST POINTER FOR VERTICAL ENDPOINTE LOUTV
00520				⇔KEIUKN WHEN LASI PUINI HAS BEEN KEALHEU ⇒AND DISPIAYED
00522	<b>7</b> 2 F 8	DE	23	
00523	72 FA	Ā Ē	<b>0</b> 0	LDA A ZERO, X ADDRESS INDEXED THE DATA TO B
Q0224	72.56	87	3003	STA A DIAV
00525	7301		25	LUX UUTH IDA A ZERTLY ADDRESS INDEVED THE H DATA TA
00527	7303	87	3002	STA A DIAH
00528				THORIZ DUTPUT WILL NOT SHOW IF DISPLAYING EKG BECAUS
00529	7306	<u>96</u>	26	LDA A UUTH+1 INCREMENT HORIZ DUTPUT
00531	73.04	87	26	STA A DUTH+1
00532	730C	96	25	LOA A DUTH
00533	730E	89	្តថ្ន	ADC A #D
00534	7312	91	23	LDA A CHTV+1 INCREMENTR VERT CHTPHT
00536	7314	88	<b>0</b> 3	ADD A \$53 PRINTER BY 3
00537	7316	27	24	STA A . UUIV+1
00538	7318	96	23	
00540	7310	97	23	STĂĂ ŐŬTV
00541	73 LE	96	1F	LOA A LOUTY COMPARE VERT OUTPUT
00542	73 20	06	20	LUA & LOUTV+1 POINTER WITH ADDRESS UF
00343	7325		7248	JSR CMP16
00545	7328	ŽČ	ĊĒ	BGE OUTPUT IF LAST VALUE >= CURRENT VALU
00546	73 2 A	39		RTS KEEP GOING ELSE RETURN
-00549	73.28	0 E		NATHERING VIA NMI NATHERING VIA NMI NATHERING VIA NMI
00549	732C	ČÈ	0100	LDX #TABLE2 TABLE POINTER IN X. INIT TO
00550	732F	ŊĒ	21	STX TABPTR
00551	1331	56	5003	GEIX LUA A XLEADV READ IN A/D MAKES S/M HULU STA A XLEADV NOTTE TO A/D INITIATES CONVER
00553	1994	6 /	2002	*INTERRUPT HANDLER LAADS DATA. RESELS WALT FLAG
00554	73 37	68	01	LDA A HI SET
00555	7339	97	25	STA A DATAWI NAITING FOR DAT AFLAG
00556	7330	26	20	RNE WATT
00550		£,0		*DATA NUST HAVE BEEN LUADED TO REACH HERE
00 55 9	73 3F	DE	21	LOX TABPTE SU INCREMENT POINTER INTO
00560	7241		21	STY TARPER TABLE
00562	1344	<b>B</b> 6	\$006	LDA A YLEADY SET A/G ADDRESS TO Y LEAD TEL
00563	7347	Β7	5006	STA A YLEADY WRITE TO A.D. TO INITIATE CONV
00564	7366	04	01	TOA Δ BY
00566	73 4C	<b>9</b> 7	28	STA A DATAWT

00567 00568 00569	734E 7350	96 2E 26 FC	WAIT2 ¢DATA I	LDA A BNE MUST HA	DATAWT WAITZ VE BEEN L	DADED T REACH HERE
00570 00572 00572 00573 00575 00575 00576 00577 00577 00577	7352 7355 7355 7357 7350 7350 7350 7361 7363	DE 21 DF 21 B6 5009 B7 5009 B7 5009 86 01 97 2E 96 FC 26 FC	₩4173 \$0474 J	LDX STA A STA A	TABPTR TABPTR ZLEADV ZLEADV M1 DATAWT DATAWT WA (T3 VE BEEN 1	DADED
00580 00581 00582 00583 00584 00585 00584 00585 00584	7365 7366 7368 7368 7368 7365 7365 7372	08 DF 21 CE 0021 86 OC C6 87 80 7248 20 80	¢ĽĎΧၳΤΪ	ABATR INX LDX LDA A LDA B JSR &GE	DONT NEED TABPTR #TABPTR #TABFH1 #TABFH0 CMP16 GETX	THTS BECAUSE ALREADY IN X
00588 00589 00590 00591 00591	7374	0 F 3 B	÷TRIGG( ≎READ /	SEI RTI ERED ON A/D VIA	PUSITIVE TRO	GIONG EDGE OF EUC
00593 00594 00594 00596 00596	1379 7379 737C 737E 7381	DE 21 DE 5003 A7 60 7F 002F 0E	A 11 (36	LDA A STA A CLR CLI	TABPTR XLEADV ZERDXX DATAWT	ANY ADDRESS NOT ANSWERED BY O
00599	73F8 73F8 73F8 73F8 73F6	7376 7080 7328 7080		FDB FDB FDB FDB	\$73F8 TRQ RESET NMI RESET	

.

.